- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372961 > Z85233 (ZiLOG, Inc.) The Zilog SCC Serial Communication Controller PDF資料下載
參數(shù)資料
| 型號： | Z85233 |
| 廠商： | ZiLOG, Inc. |
| 英文描述： | The Zilog SCC Serial Communication Controller |
| 中文描述： | Zilog公司鱗癌的串行通信控制器 |
| 文件頁數(shù)： | 42/317頁 |
| 文件大小： | 3201K |
| 代理商： | Z85233 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁第305頁第306頁第307頁第308頁第309頁第310頁第311頁第312頁第313頁第314頁第315頁第316頁第317頁
SCC/ESCC User’s Manual
Interfacing the SCC/ESCC
2-23
2
When these bits indicate that a received character has
reached the exit location of the FIFO, the status in RR1
should be checked and then the data should be read. If
status is to be checked, it must be done before the data is
read, because the act of reading the data pops both the
data and error FIFOs.
2.4.7.3 Receive Interrupt on First Character or Special
Condition
This mode is designed for use with DMA transfers of the
receive characters. The processor is interrupted when the
SCC receives the first character of a block of data. It reads
the character and then turns control over to a DMA device
to transfer the remaining characters. After this mode is se-
lected, the first character received, or the first character al-
ready stored in the FIFO, sets the receiver IP. This IP is re-
set when this character is removed from the SCC.
No further receive interrupts occur until the processor is-
sues an Enable Interrupt on Next Receive Character com-
mand in WR0 or until a special receive condition occurs.
The correct sequence of events when using this mode is
to first select the mode and wait for the receive character
available interrupt. When the interrupt occurs, the proces-
sor should read the character and then enable the DMA to
transfer the remaining characters.
ESCC:
WR7' bit D3 should be reset to zero in this mode.
A special receive condition interrupt may occur any time
after the first character is received, but is guaranteed to oc-
cur after the character having the special condition has
been read. The status is not lost in this case, however, be-
cause the FIFO is locked by the special condition. In the in-
terrupt service routine, the processor should read RR1 to
obtain the status, and may read the data again if neces-
sary. The FIFO is unlocked by issuing an Error Reset com-
mand in WR0. If the special condition was End-of-Frame,
the processor should now issue the Enable Interrupt on
Next Receive Character command to prepare for the next
frame. The first character interrupt and special condition
interrupt are distinguished by the status included in the in-
terrupt vector. In all other respects they are identical, in-
cluding sharing the IP and IUS bits.
2.4.7.4 Interrupt on All Receive Characters or Special
Condition
This mode is designed for an interrupt driven system. In
this mode, the NMOS/CMOS version and the ESCC with
WR7' D3=0 sets the receive IP when a received character
is shifted into the exit location of the FIFO. This occurs
whether or not it has a special receive condition. This in-
cludes characters already in the FIFO when this mode is
selected. In this mode of operation the IP is reset when the
character is removed from the FIFO, so if the processor re-
quires status for any characters, this status must be read
before the data is removed from the FIFO.
On the ESCC with D3=1, four bytes are accumulated in the
Receive FIFO before an interrupt is generated (IP is set),
and reset when the number of the characters in the FIFO
is less than four.
The special receive conditions are identical to those previ-
ously mentioned, and as before, the only difference be-
tween a “receive character available” interrupt and a “spe-
cial receive condition” interrupt is the status encoded in the
vector. In this mode a special receive condition does not
lock the receive data FIFO so that the service routine must
read the status in RR1 before reading the data.
At moderate to high data rates where the interrupt over-
head is significant, time can usually be saved by checking
for another character before exiting the service routine.
This technique eliminates the interrupt acknowledge and
the status processing, saving time, but care must be exer-
cised because this receive character must be checked for
special receive conditions before it is removed from
the SCC.
2.4.7.5 Receive Interrupt on Special Conditions
This mode is designed for use when a DMA transfers all
receive characters between memory and the SCC. In this
mode, only receive characters with special conditions will
cause the receive IP to be set. All other characters are as-
sumed to be transferred via DMA. No special initialization
sequence is needed in this mode. Usually, the DMA is ini-
tialized and enabled, then this mode is selected in the
SCC. A special receive condition interrupt may occur at
any time after this mode is selected, but the logic guaran-
tees that the interrupt will not occur until after the character
with the special condition has been read from the SCC.
The special condition locks the FIFO so that the status is
valid when read in the interrupt service routine, and it guar-
antees that the DMA will not transfer any characters until
the special condition has been serviced.
In the service routine, the processor should read RR1 to
obtain the status and unlock the FIFO by issuing an Error
Reset command. DMA transfer of the receive characters
then resumes. Figure 2-15 shows the special conditions
interrupt service routine.
Note:
On the CMOS and ESCC, if the SDLC Frame Status
FIFO is being used, please refer to Section 4.4.3 on the
FIFO anti-lock feature.
Note:
Special Receive Condition interrupts are generated
afterthe character is read from the FIFO, notwhen the
special condition is first detected. This is done so that
when using receive interrupt on first or Special Condition
or Special Condition Only, data is directly read out of the
data FIFO without checking the status first. If a special
condition interrupted the CPU when first detected, it would
be necessary to read RR1 before each byte in the FIFO to
determine which byte had the special condition. Therefore,
UM010901-06
01
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Z8602 | CAP 0.033UF 100V 10% X7R AXIAL TR-14 |
| Z860201PSC | 8-BIT MICROCONTROLLER |
| Z860202PSC | Leaded Cartridge Fuse; Current Rating:600mA; Voltage Rating:250V; Fuse Terminals:Axial Lead; Fuse Type:Time Delay; Voltage Rating:250V; Body Material:Glass; Diameter:4.7mm; Fuse Size/Group:5 x 15 mm; Leaded Process Compatible:Yes RoHS Compliant: Yes |
| Z860203PSC | 8-BIT MICROCONTROLLER |
| Z86116 | CAP 0.033UF 100V 10% X7R AXIAL TR-14 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Z8523310ASG | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 10 MHZ CMOS ESCC/2 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| Z8523310FSC | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 10MHz CMOS ESCC/2 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| Z8523310FSC00TR | 功能描述:IC ESCC 44QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:EMSCC™ 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| Z8523310FSG | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 10MHz CMOS ESCC/2 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| Z8523310VSC | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 10MHz CMOS ESCC/2 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。