- 您現(xiàn)在的位置：買賣IC網 > PDF目錄372961 > Z85233 (ZiLOG, Inc.) The Zilog SCC Serial Communication Controller PDF資料下載
參數(shù)資料
| 型號： | Z85233 |
| 廠商： | ZiLOG, Inc. |
| 英文描述： | The Zilog SCC Serial Communication Controller |
| 中文描述： | Zilog公司鱗癌的串行通信控制器 |
| 文件頁數(shù)： | 199/317頁 |
| 文件大?。?/td> | 3201K |
| 代理商： | Z85233 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁當前第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁第305頁第306頁第307頁第308頁第309頁第310頁第311頁第312頁第313頁第314頁第315頁第316頁第317頁
Application Note
The Zilog Datacom Family with the 80186 CPU
6-64
(E)SCC
Socket U2 can be configured for either an ESCC or SCC,
and for versions thereof that use either multiplexed or non-
multiplexed address and data. Jumper blocks J20 and J21
select certain signals accordingly. For a part with
multiplexed addresses and data (80x30), jumper J20-J1 to
J20-J2 and leave J20-J3 open, and jumper J21-J1 to J21-
J2 and J21-J4 to J21-J5, leaving J21-J3 and J21-J6 open.
With such a part, software can directly address the
(E)SCC’s registers, and need not concern itself with
writing register addresses to Write Register 0 (WR0).
For a part having a non-multiplexed bus (85x30), jumper
J20-J2 to J20-J3, J21-J2 to J21-J3, and J21-J5 to J21-J6,
leaving J20-J1, J21-J1, and J21-J4 open. In this case,
software must handle the (E)SCC by writing register
addresses into its WR0 in order to access any register
other than WR0, RR0, or the data registers.
Channels A and B can be handled on a polled or interrupt-
driven basis. Channel A of the (E)SCC is suggested for
connecting the user’s PC or terminal for use with the
Debug Monitor included in this evaluation kit. Channel B
(but not A) can be handled on a DMA basis using the
80186’s internal DMA channels, or on a polled or interrupt
driven basis.
Jumper block J23 allows channel B’s /W//REQB output to
be used for either a Wait function or a Receive DMA
Request function. To use the output for Wait, jumper J23-
J2 to J23-J3 and leave J23-J1 open. The Wait function is
only significant if the software wants to delay completion of
a Read from the (E)SCC’s Receive Data register until data
is available, and/or if it wants to delay completion of a Write
to the Transmit Data register until the previously-written
character has been transferred to the Transmit Shift
register. These modes are alternatives to checking the
corresponding status flags and can be used to achieve
operating speeds higher than those possible with such
traditional polling, although not as fast as the speeds
possible with a DMA approach.
To use the /W//REQB output as a Receive DMA Request,
jumper J23-J1 to J23-J2 and leave J23-J3 open.
Jumper block J24 determines how channel B’s /DTR/
/REQB output is used. To use this output for the Data
Terminal Ready function, jumper J24-J3 to J24-J4 and
leave J24-J1 and J24-J2 open. To use this output directly
as a Transmit DMA Request (using the ESCC’s early-
release capability), jumper J24-J1 to J24-J3 and leave
J24-J2 and J24-J4 open. To drive the Transmit DMA
Request with a clipped version of this signal that is forced
High earlier than a standard SCC drives it High, jumper
J24-J1 to J24-J2 and leave J24-J3 and J24-J4 open.
The “SCC EPLD” handles the (E)SCC’s signalling
requirements. Among other things, this EPLD configures
the (E)SCC socket’s pins 35 and 36 for either a
multiplexed or non-multiplexed part, based on whether J20
is jumpered to connect the 80186 ALE signal to one of its
input pins. If the device detects high-going pulses on this
input, it drives corresponding low-going Address Strobe
pulses onto (E)SCC pin 35 and drives low-going Data
Strobe pulses onto (E)SCC pin 36.
If the SCC EPLD’s pin 9 stays at Ground, the part drives
Read strobes onto pin 36 and drives delayed Write strobes
onto pin 35, for a non-multiplexed 85x30 device.
While the ESCC’s relaxed timing capability allows the
80186’s /WR output to be connected directly to the /WR
input of a non-multiplexed ESCC, the SCC EPLD delays
start of an SCC’s write cycle until write data is valid, even
though this is not necessary for an ESCC.
The SCC EPLD also generates the clipped-DMA-request
signal mentioned in connection with J24, and logically ORs
Reset onto pins 35 and 36. The device also tracks the two
IACK cycles provided by the 80186 for each Interrupt
Acknowledge cycle. For a multiplexed address/data port, it
drives the address strobe (only) on the first cycle, and it
provides the /RD or /DS pulse needed by the (E)SCC
(only) on the second cycle. The “DMA EPLD” provides the
INTACK signal needed by the (E)SCC.
The (E)SCC is only accessible at even addresses. For a
non-multiplexed part (85x30), the following four register
locations are repeated throughout the even addresses
from (PBA) through (PBA)+126:
(PBA), (PBA)+8,... (PBA)+120
(PBA)+2, +10,... (PBA)+122
(PBA)+4, +12, ... (PBA)+124
(PBA)+6, +14, ... (PBA)+126
Channel B Command/Status register
Channel B Data register
Channel A Command/Status register
Channel A Data register
UM010901-0601
相關PDF資料 |
PDF描述 |
|---|---|
| Z8602 | CAP 0.033UF 100V 10% X7R AXIAL TR-14 |
| Z860201PSC | 8-BIT MICROCONTROLLER |
| Z860202PSC | Leaded Cartridge Fuse; Current Rating:600mA; Voltage Rating:250V; Fuse Terminals:Axial Lead; Fuse Type:Time Delay; Voltage Rating:250V; Body Material:Glass; Diameter:4.7mm; Fuse Size/Group:5 x 15 mm; Leaded Process Compatible:Yes RoHS Compliant: Yes |
| Z860203PSC | 8-BIT MICROCONTROLLER |
| Z86116 | CAP 0.033UF 100V 10% X7R AXIAL TR-14 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| Z8523310ASG | 功能描述:網絡控制器與處理器 IC 10 MHZ CMOS ESCC/2 RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| Z8523310FSC | 功能描述:網絡控制器與處理器 IC 10MHz CMOS ESCC/2 RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| Z8523310FSC00TR | 功能描述:IC ESCC 44QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:EMSCC™ 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| Z8523310FSG | 功能描述:網絡控制器與處理器 IC 10MHz CMOS ESCC/2 RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| Z8523310VSC | 功能描述:網絡控制器與處理器 IC 10MHz CMOS ESCC/2 RoHS:否 制造商:Micrel 產品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。