- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372961 > Z85233 (ZiLOG, Inc.) The Zilog SCC Serial Communication Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | Z85233 |
| 廠商： | ZiLOG, Inc. |
| 英文描述： | The Zilog SCC Serial Communication Controller |
| 中文描述： | Zilog公司鱗癌的串行通信控制器 |
| 文件頁(yè)數(shù)： | 304/317頁(yè) |
| 文件大?。?/td> | 3201K |
| 代理商： | Z85233 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)第266頁(yè)第267頁(yè)第268頁(yè)第269頁(yè)第270頁(yè)第271頁(yè)第272頁(yè)第273頁(yè)第274頁(yè)第275頁(yè)第276頁(yè)第277頁(yè)第278頁(yè)第279頁(yè)第280頁(yè)第281頁(yè)第282頁(yè)第283頁(yè)第284頁(yè)第285頁(yè)第286頁(yè)第287頁(yè)第288頁(yè)第289頁(yè)第290頁(yè)第291頁(yè)第292頁(yè)第293頁(yè)第294頁(yè)第295頁(yè)第296頁(yè)第297頁(yè)第298頁(yè)第299頁(yè)第300頁(yè)第301頁(yè)第302頁(yè)第303頁(yè)當(dāng)前第304頁(yè)第305頁(yè)第306頁(yè)第307頁(yè)第308頁(yè)第309頁(yè)第310頁(yè)第311頁(yè)第312頁(yè)第313頁(yè)第314頁(yè)第315頁(yè)第316頁(yè)第317頁(yè)
Application Note
Interfacing the ISCC to the 68000 and 8086
6-9
When the ISCC becomes a bus master during DMA
operations, RD and WR of the 8086 are tri-stated which
allows the corresponding ISCC signals to control the bus
transactions. The sense of RESET reverses, so the ISCC
RESET signal inverts from the reset applied to the 8086
from the clock state generator.
RD/WR and DS of the ISCC are inactive in this application
and tie high. They tie high through independent pull-ups
since these signals become active when the ISCC is bus
master during DMA transactions.
Assuming other devices in the system, the ISCC chip
enable input (CE) activates from a decode of the address.
In this example, the ISCC internally decodes addresses
A1 through A5 and uses A6 and A7, externally. Thus, the
address decode circuitry decodes address lines A0 and A8
and above. The decode of A0 for chip enable places the
ISCC as an 8-bit peripheral on the lower byte of the bus.
A0 and the upper level address lines (including A6 and A7)
demultiplex from the 8086 address/data bus through a
latch strobed by ALE.
The demultiplexed addresses A6 and A7 connect to
A0/SCC/DMA and A1/A/B, respectively, of the ISCC to
control selection of the DMA and SCC channels A and B.
This connects through the tri-state drivers. They enable
when the 8086 is the bus master and disable when the
ISCC is bus master. This prevents the ISCC from
improperly driving the system address bus since
A0/SCC/DMA and A1/A/B become active outputs when
the ISCC is the bus master.
The address map for the ISCC appears in Table A-6 for
this application.
Since A0 specifies the lower byte of the bus and includes
the chip enable decode, the internal ISCC register
addresses decode without A0. Thus, Table 6 implies that
the Left Shift address decode selection is made for both
the SCC and DMA sections of the ISCC. The left shift
selection is the default selection after reset. Left/Right Shift
selection programming is discussed later.
The ALE signal of the 8086 applies to AS of the ISCC
through an inverting tri-state buffer. The buffer disables
when the ISCC becomes a bus master during DMA
transactions. This prevents conflicts since ALE remains
active even when the 8086 is in the HOLD mode during
DMA transfers. Now, the ISCC AS is an active output. The
address strobe for the demultiplexing latch of addresses
A0 through A15 connects on the ISCC side of the ALE tri-
state buffer. This allows the latch to serve two functions; to
hold either the 8086 or the ISCC address when it is bus
master.
After reset, ALE is active and the tri-state buffer enabled.
This supplies address strobes to the ISCC. The presence
of one of these address strobes, before writing to the BCR,
programs the ISCC to the multiplexed bus mode of
operation. The ISCC chip enable (CE) can be inactive and
still recognize an address strobe (AS) before the BCR
write (Figure 4 shows open latches when the input strobe
is low).
When the ISCC is bus master during DMA transactions,
BHE generates from A0. This is done from the output of
the lower order address latch through an inverting tri-state
driver. This driver enables only when the ISCC is the bus
master. Whole word transfers are not done by the ISCC
DMA, thus, BHE generated for the ISCC is always the
inverse of A0.
The upper bus system address lines demultiplex from the
8086 and the ISCC in separate latches. Like the 68000
example, high order address lines from the ISCC latch via
UAS (upper address strobe). The separate latches drive
the same upper order address lines. A16 from the ISCC
connects to the corresponding A16 address bus line as
derived from the 8086. The output of the two latches
alternately enable depending upon bus mastership.
The diagram shows INT from the ISCC connected to the
8086 INTR input via an inverter since these signals are of
opposite sense. In actual practice, the ISCC interrupt
request is first processed by an interrupt priority circuit.
INTA (Interrupt Acknowledge) of the 8086 connects
directly to the INTACK input of the ISCC. Conforming to
the 8086 style of interrupt acknowledge, the ISCC is
programed to the Double Pulse Interrupt Acknowledge
type. When this selection occurs, the ISCC responds to
two interrupt acknowledge pulses. The first pulse is
recognized but no action follows. The second pulse
causes the ISCC to go active on the data bus and return
the interrupt vector to the CPU. This action also takes
place with the Single Pulse Interrupt Acknowledge type
selection, except that the bus goes active with the first and
only interrupt acknowledge pulse.
Table 44. ISCC Address Map
A0 A1-A5 A6
1
x
0
-
0
-
A7 Registers Addressed
x
ISCC not enabled
x
DMA Registers per A1 - A5
1
SCC Core Channel A
Registers
0
SCC Core Channel B
Registers
x
0
1
0
-
1
UM010901-0601
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Z8602 | CAP 0.033UF 100V 10% X7R AXIAL TR-14 |
| Z860201PSC | 8-BIT MICROCONTROLLER |
| Z860202PSC | Leaded Cartridge Fuse; Current Rating:600mA; Voltage Rating:250V; Fuse Terminals:Axial Lead; Fuse Type:Time Delay; Voltage Rating:250V; Body Material:Glass; Diameter:4.7mm; Fuse Size/Group:5 x 15 mm; Leaded Process Compatible:Yes RoHS Compliant: Yes |
| Z860203PSC | 8-BIT MICROCONTROLLER |
| Z86116 | CAP 0.033UF 100V 10% X7R AXIAL TR-14 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Z8523310ASG | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 10 MHZ CMOS ESCC/2 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| Z8523310FSC | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 10MHz CMOS ESCC/2 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| Z8523310FSC00TR | 功能描述:IC ESCC 44QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:EMSCC™ 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| Z8523310FSG | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 10MHz CMOS ESCC/2 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| Z8523310VSC | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 10MHz CMOS ESCC/2 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。