參數(shù)資料
型號(hào): Z85233
廠商: ZiLOG, Inc.
英文描述: The Zilog SCC Serial Communication Controller
中文描述: Zilog公司鱗癌的串行通信控制器
文件頁(yè)數(shù): 111/317頁(yè)
文件大?。?/td> 3201K
代理商: Z85233
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)當(dāng)前第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)第266頁(yè)第267頁(yè)第268頁(yè)第269頁(yè)第270頁(yè)第271頁(yè)第272頁(yè)第273頁(yè)第274頁(yè)第275頁(yè)第276頁(yè)第277頁(yè)第278頁(yè)第279頁(yè)第280頁(yè)第281頁(yè)第282頁(yè)第283頁(yè)第284頁(yè)第285頁(yè)第286頁(yè)第287頁(yè)第288頁(yè)第289頁(yè)第290頁(yè)第291頁(yè)第292頁(yè)第293頁(yè)第294頁(yè)第295頁(yè)第296頁(yè)第297頁(yè)第298頁(yè)第299頁(yè)第300頁(yè)第301頁(yè)第302頁(yè)第303頁(yè)第304頁(yè)第305頁(yè)第306頁(yè)第307頁(yè)第308頁(yè)第309頁(yè)第310頁(yè)第311頁(yè)第312頁(yè)第313頁(yè)第314頁(yè)第315頁(yè)第316頁(yè)第317頁(yè)
SCC/ESCC User’s Manual
Register Descriptions
5-4
5.1 INTRODUCTION
(Continued)
Reset Tx Interrupt Pending Command (101).
mand is used in cases where there are no more characters
to be sent; e.g., at the end of a message. This command
prevents further transmit interrupts until after the next
character has been loaded into the transmit buffer or until
CRC has been completely sent. This command is neces-
sary to prevent the transmitter from requesting an interrupt
when the transmit buffer becomes empty (with Transmit
Interrupt Enabled).
This com-
Error Reset Command (110).
error bits in RR1. If interrupt on first Rx Character or Inter-
rupt on Special Condition modes is selected and a special
condition exists, the data with the special condition is held
in the Receive FIFO until this command is issued. If either
of these modes is selected and this command is issued be-
fore the data has been read from the Receive FIFO, the
data is lost.
This command resets the
Reset Highest IUS Command (110).
sets the highest priority Interrupt Under Service (IUS) bit,
allowing lower priority conditions to request interrupts. This
command allows the use of the internal daisy chain (even
in systems without an external daisy chain) and is the last
operation in an interrupt service routine.
This command re-
Bits 2 through 0: Register Selection Code
On the Z85X30, these three bits select Registers 0 through
7. With the Point High command, Registers 8 through 15
are selected (Table 5-3).
In the multiplexed bus mode, bits D2 through D0 have the
following function.
Bit D2 must be programmed as 0. Bits D1 and D0 select
Shift Left/Right; that is WR0 (1-0)=10 for shift left and WR0
(1-0)=11 for shift right. See Section 2.1.4 for further details
on Z80X30 register access.
5.2.2 Write Register 1 (Transmit/Receive In-
terrupt and Data Transfer Mode Definition)
Write Register 1 is the control register for the various SCC
interrupt and Wait/Request modes. Figure 5-3 shows the
bit assignments for WR1.
Bit 7: WAIT/DMA Request Enable.
This bit enables the Wait/Request function in conjunction
with the Request/Wait Function Select bit (D6).
When programmed to 0, the selected function (bit 6) forces
the /W//REQ pin into the appropriate inactive state (High
for Request, floating for Wait).
When programmed to 1, the state of bit 6 determines the
activity of the /W//REQ pin (Wait or Request).
Bit 6: WAIT/DMA Request Function
When programmed to 0, the Wait function is selected. In
the Wait mode, the /W//REQ pin switches from floating to
Low when the CPU attempts to transfer data before the
SCC is ready.
When programmed to 1, the Request function is selected.
In the Request mode, the /W//REQ pin switches from High
to Low when the SCC is ready to transfer data.
Bit 5: /WAIT//REQUEST on Transmit or Receive
When programmed to 0, the state of the /W//REQ pin is de-
termined by bit 6 and the state of the transmit buffer.
Note:
/DTR//REQ pin. This allows full-duplex operation under
DMA control for both channels.
A transmit request function is available on the
Figure 5-3. Write Register 1
D7
D6
D5 D4
D3 D2
D1 D0
Write Register 1
Ext Int Enable
Tx Int Enable
Parity is Special Condition
0 0 Rx Int Disable
0 1 Rx Int On First Character or Special Condition
1 0 Int On All Rx Characters or Special Condition
1 1 Rx Int On Special Condition Only
WAIT/DMA Request On
Receive//Transmit
/WAIT/DMA Request Function
WAIT/DMA Request Enable
UM010901-0601
相關(guān)PDF資料
PDF描述
Z8602 CAP 0.033UF 100V 10% X7R AXIAL TR-14
Z860201PSC 8-BIT MICROCONTROLLER
Z860202PSC Leaded Cartridge Fuse; Current Rating:600mA; Voltage Rating:250V; Fuse Terminals:Axial Lead; Fuse Type:Time Delay; Voltage Rating:250V; Body Material:Glass; Diameter:4.7mm; Fuse Size/Group:5 x 15 mm; Leaded Process Compatible:Yes RoHS Compliant: Yes
Z860203PSC 8-BIT MICROCONTROLLER
Z86116 CAP 0.033UF 100V 10% X7R AXIAL TR-14
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Z8523310ASG 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 10 MHZ CMOS ESCC/2 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
Z8523310FSC 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 10MHz CMOS ESCC/2 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
Z8523310FSC00TR 功能描述:IC ESCC 44QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:EMSCC™ 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:36-QFN(6x6) 包裝:* 其它名稱:Q6396337A
Z8523310FSG 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 10MHz CMOS ESCC/2 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
Z8523310VSC 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 10MHz CMOS ESCC/2 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray