- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372961 > Z85233 (ZiLOG, Inc.) The Zilog SCC Serial Communication Controller PDF資料下載
參數(shù)資料
| 型號： | Z85233 |
| 廠商： | ZiLOG, Inc. |
| 英文描述： | The Zilog SCC Serial Communication Controller |
| 中文描述： | Zilog公司鱗癌的串行通信控制器 |
| 文件頁數(shù)： | 246/317頁 |
| 文件大?。?/td> | 3201K |
| 代理商： | Z85233 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁當前第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁第305頁第306頁第307頁第308頁第309頁第310頁第311頁第312頁第313頁第314頁第315頁第316頁第317頁
Application Note
Using SCC with Z8000 in SDLC Protocol
6-111
1
TRANSMIT OPERATION
To transmit a block of data, the main program calls up the
transmit data routine. With this routine, each message
block to be transmitted is stored in memory, beginning with
location “TBUF” The number of characters contained in
each block is determined by the value assigned to the
“COUNT” parameter in the main module.
To prepare for transmission, the routine enables the
transmitter and selects the Wait On Transmit function; it
then enables the wait function. The Wait on Transmit
function indicates to the CPU whether or not the SCC is
ready to accept data from the CPU. If the CPU attempts to
send data to the SCC when the transmit buffer is full, the
SCC asserts its /WAIT line and keeps it Low until the buffer
is empty. In response, the CPU extends its I/O cycles until
the /WAIT line goes inactive, indicating that the SCC is
ready to receive data.
The CRC generator is reset and the Transmit CRC bit is
enabled before the first character is sent, thus including all
the characters sent to the SCC in the CRC calculation.
The SCC transmit underrun/EOM latch must be reset
sometime after the first character is transmitted by writing
a Reset Tx Underrun/EOM command to WR0. When this
latch is reset, the SCC automatically appends the CRC
characters to the end of the message in the case of an
underrun condition.
Finally, a three-character delay is introduced at the end of
the transmission, which allows the SCC sufficient time to
transmit the last data byte and two CRC characters before
disabling the transmitter.
RECEIVE OPERATION
Once the SCC is initialized, it can be prepared to receive
the message. First, the receiver is enabled, placing the
SCC in Hunt mode and thus setting the Sync/Hunt bit in
status register RR0 to 1. In Hunt mode, the receiver
searches the incoming data stream for flag characters.
Ordinarily, the receiver transfers all the data received
between flags to the receive data FIFO. If the receiver is in
Hunt mode, however, no data transfer takes place until an
opening flag is received. If an abort sequence is received,
the receiver automatically re-enters Hunt mode. The Hunt
status of the receiver is reported by the Sync/Hunt bit in
RR0.
The second byte of an SDLC frame is assumed by the
SCC to be the address of the secondary stations for which
the frame is intended. The SCC provides several options
for handling this address. If the Address Search Mode bit
D2 in WR3 is set to zero, the address recognition logic is
disabled and all the received data bytes are transferred to
the receive data FIFO. In this mode, software must
perform any address recognition. If the Address Search
Mode bit is set to one, only those frames with addresses
that match the address programmed in WR6 or the global
address (all 1s) will be transferred to the receive data
FIFO. If the Sync Character Load Inhibit bit (D1) in WR3 is
set to zero, the address comparison is made across all
eight bits of WR6. The comparison can be modified so that
only the four most significant bits of WR6 need match the
received address. This alterations made by setting the
Sync Character Load Inhibit bit to one. In this mode, the
address field is still eight bits wide and is transferred to the
FIFO in the same manner as the data. In this application,
the address search is performed.
When the address match is accomplished, the receiver
leaves the Hunt mode and establishes the Receive
Interrupt on First Character mode. Upon detection of the
receive interrupt, the CPU generates an Interrupt
Acknowledge Cycle. The SCC returns the programmed
vector %2C. This vector points to the location %4472 in the
Program Status Area which contains the receive interrupt
service routine address.
The receive data routine is called from within the receive
interrupt service routine. While expecting a block of data,
the Wait on Receive function is enabled. Receive read
buffer RR8 is read and the characters are stored in
memory location RBUF. The SCC in SDLC mode
automatically enables the CRC checker for all data
between opening and closing flags and ignores the
Receive CRC Enable bit (D3) in WR3. The result of the
CRC calculation for the entire frame in RR1 becomes valid
only when the End of Frame bit is set in RR1. The
processor does not use the CRC bytes, because the last
two bits of the CRC are never transferred to the receive
data FIFO and are not recoverable.
When the SCC recognizes the closing flag, the contents of
the Receive Shift register are transferred to the receive
data FIFO, the Residue Code (not applicable in this
application) is latched, the CRC error bit is latched in the
status FIFO, and the End of Frame bit is set in the receive
status FIFO, a special receive condition interrupt occurs.
The special receive condition register RR1 is read to
determine the bit is zero, the frame received is assumed to
be correct; if the bit is 1, an error in the transmission is
indicated.
Before leaving the interrupt service routine, Reset Highest
IUS (Interrupt Under Service), Enable Interrupt on Next
Receive Character, and Enter Hunt Mode commands are
issued to the SCC.
UM010901-0601
相關PDF資料 |
PDF描述 |
|---|---|
| Z8602 | CAP 0.033UF 100V 10% X7R AXIAL TR-14 |
| Z860201PSC | 8-BIT MICROCONTROLLER |
| Z860202PSC | Leaded Cartridge Fuse; Current Rating:600mA; Voltage Rating:250V; Fuse Terminals:Axial Lead; Fuse Type:Time Delay; Voltage Rating:250V; Body Material:Glass; Diameter:4.7mm; Fuse Size/Group:5 x 15 mm; Leaded Process Compatible:Yes RoHS Compliant: Yes |
| Z860203PSC | 8-BIT MICROCONTROLLER |
| Z86116 | CAP 0.033UF 100V 10% X7R AXIAL TR-14 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| Z8523310ASG | 功能描述:網(wǎng)絡控制器與處理器 IC 10 MHZ CMOS ESCC/2 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| Z8523310FSC | 功能描述:網(wǎng)絡控制器與處理器 IC 10MHz CMOS ESCC/2 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| Z8523310FSC00TR | 功能描述:IC ESCC 44QFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:EMSCC™ 標準包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤 供應商設備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| Z8523310FSG | 功能描述:網(wǎng)絡控制器與處理器 IC 10MHz CMOS ESCC/2 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| Z8523310VSC | 功能描述:網(wǎng)絡控制器與處理器 IC 10MHz CMOS ESCC/2 RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。