參數(shù)資料
型號: Z85230
廠商: ZiLOG, Inc.
英文描述: The Zilog SCC Serial Communication Controller
中文描述: Zilog公司鱗癌的串行通信控制器
文件頁數(shù): 95/317頁
文件大?。?/td> 3201K
代理商: Z85230
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁當(dāng)前第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁第305頁第306頁第307頁第308頁第309頁第310頁第311頁第312頁第313頁第314頁第315頁第316頁第317頁
SCC/ESCC User’s Manual
Data Communication Modes
4-20
4.3 BYTE-ORIENTED SYNCHRONOUS MODE
(Continued)
Section 2.4.8 “Transmit Interrupts and Transmit Buffer
Empty bit”.
The character length may be changed on the fly, but the
desired length must be selected before the character is
loaded into the Transmit Shift register from the transmit
data FIFO. The easiest way to ensure this is to write to
WR5 to change the character length before writing the
data to the transmit buffer. Note that although the charac-
ter can be any length, most protocols specify the ad-
dress/control field as 8-bit fields. The SCC receiver
checks the address field as 8-bit, if address search mode
is enabled.
Only the CRC-CCITT polynomial is used in SDLC mode.
This is selected by setting bit D2 in WR5 to 0. This bit con-
trols the selection for both the transmitter and receiver.
The initial state of the generator and checker is controlled
by bit D7 of WR10. When this bit is set to 1, both the gen-
erator and checker have an initial value of all 1s, and if this
bit is set to 0, the initial values are all 0s.
The SCC does not automatically preset the CRC genera-
tor, so this is done in software. This is accomplished by is-
suing the Reset Tx CRC command, which is encoded in
bits D7 and D6 of WR0. For proper results, this command
is issued while the transmitter is enabled and idling. If the
CRC is to be used, the transmit CRC generator is enabled
by setting bit D0 of WR5 to 1. The CRC is normally calcu-
lated on all characters between opening and closing flags,
so this bit is usually set to 1 at initialization and never
changed. On the 85X30 with Auto EOM Latch reset mode
enabled (WR7' bit D1=1), resetting of the CRC generator
is done automatically.
Enabling the CRC generator is not sufficient to control the
transmission of the CRC. In the SCC, this function is con-
trolled by Tx Underrun/EOM bit, which may be reset by the
processor and set by SCC. On the 85X30 with Auto EOM
Reset mode enabled (WR7' bit D1=1), resetting of the Tx
Underrun/EOM Latch is done automatically.
Ordinarily, a frame is terminated with a CRC and a flag, but
the SCC may be programmed to send an abort and a flag
in place of the CRC. This option allows the SCC to abort a
frame transmission in progress if the transmitter is acci-
dentally allowed to underrun. This is controlled by the
Abort/Flag on Underrun bit (D2) in WR10. When this bit is
set to 1, the transmitter will send an abort and a flag in
place of the CRC when an underrun occurs. The frame is
terminated normally with a CRC and a flag if this bit is 0.
The SCC is also able to send an abort by a command from
the processor. When the Send Abort command is issued
in WR0, the transmitter sends eight consecutive 1s and
then idles. Since up to five consecutive 1s may be sent pri-
or to the command being issued, a Send Abort causes a
sequence of from eight to thirteen 1s to be transmitted.
The Send Abort command also clears the transmit
data FIFO.
When transmitting in SDLC mode, note that all data pass-
es through the zero inserter, which adds an extra five bit
times of delay between the Transmit Shift register and the
TxD Pin.
When the transmitter underruns (both the Transmit
FIFO and Transmit Shift register are empty), the state of
the Tx Underrun/EOM bit determines the action taken by
the SCC.
If the Tx Underrun/EOM bit is set to 1 when the underrun
occurs, the transmitter sends flags without sending the
CRC. If this bit is reset to 0 when the underrun occurs, the
transmitter sends either the accumulated CRC followed by
flags, or an abort followed by flags, depending on the state
of the Abort/Flag on the Underrun bit in the WR10, bit D1.
A summary is shown in Table 4-9.
The Reset Tx Underrun/EOM Latch command is encoded
in bits D7 and D6 of WR0.
The SCC sets the Tx Underrun/EOM latch when the CRC
or abort is loaded into the shift register for transmission.
This event can cause an interrupt, and the status of the Tx
Underrun/EOM latch can be read in RR0.
Resetting the Tx Underrun/EOM latch is done by the pro-
cessor via the command encoded in bits D7 and D6 of
WR0. On the 85X30, this also can be accomplished by set-
ting WR7' bit D1 for Auto Tx Underrun/EOM Latch Reset
mode enabled. For correct transmission of the CRC at the
end of a frame, this command must be issued after the first
character is written to the SCC but before the transmitter
underruns after the last character written to the SCC. The
command is usually issued immediately after the first char-
acter is written to the SCC so that the abort or CRC is sent
if an underrun occurs inadvertently. The Abort/Flag on Un-
derrun bit (D2) in WR10 is usually set to 1 at the same time
as the Tx Underrun/EOM bit is reset so that an abort is
sent if the transmitter underruns. The bit is then set to 0
Table 4-9. ESCC Action Taken on Tx Underrun
Tx Underrun
/EOM Latch Bit
0
Abort/Flag
0
Action taken by
ESCC upon
transmit underrun
Sends CRC followed
by flag
Sends abort followed
by flag
Sends flag
0
1
1
x
UM010901-0601
相關(guān)PDF資料
PDF描述
Z85233 The Zilog SCC Serial Communication Controller
Z8602 CAP 0.033UF 100V 10% X7R AXIAL TR-14
Z860201PSC 8-BIT MICROCONTROLLER
Z860202PSC Leaded Cartridge Fuse; Current Rating:600mA; Voltage Rating:250V; Fuse Terminals:Axial Lead; Fuse Type:Time Delay; Voltage Rating:250V; Body Material:Glass; Diameter:4.7mm; Fuse Size/Group:5 x 15 mm; Leaded Process Compatible:Yes RoHS Compliant: Yes
Z860203PSC 8-BIT MICROCONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Z8523008PEC 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 8MHz ESCC XTEMP RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
Z85230-08PEC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller
Z8523008PEG 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 8MHz ESCC XTEMP RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
Z8523008PSC 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 8MHz ESCC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
Z85230-08PSC 制造商:Zilog Inc 功能描述:IC CMOS SCC 8MHZ 85230 DIP40