- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372961 > Z85230 (ZiLOG, Inc.) The Zilog SCC Serial Communication Controller PDF資料下載
參數(shù)資料
| 型號： | Z85230 |
| 廠商： | ZiLOG, Inc. |
| 英文描述： | The Zilog SCC Serial Communication Controller |
| 中文描述： | Zilog公司鱗癌的串行通信控制器 |
| 文件頁數(shù)： | 51/317頁 |
| 文件大?。?/td> | 3201K |
| 代理商： | Z85230 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當(dāng)前第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁第305頁第306頁第307頁第308頁第309頁第310頁第311頁第312頁第313頁第314頁第315頁第316頁第317頁
SCC/ESCC User’s Manual
Interfacing the SCC/ESCC
2-32
2.4 INTERFACE PROGRAMMING
(Continued)
Because the latches close on the current status, but give
no indication of change, the processor must maintain a
copy of RR0 in memory. When the SCC generates an Ex-
ternal/Status Interrupt, the processor should read RR0 and
determine which condition changed state and take appro-
priate action. The copy of RR0 in memory is then updated
and the Reset External/Status Interrupt command issued.
Care must be taken in writing the interrupt service routine
for the External/Status interrupts because it is possible for
more than one status condition to change state at the
same time. All of the latch bits in RR0 should be compared
to the copy of RR0 in memory. If none have changed and
the ZC interrupt is enabled, the Zero Count condition
caused the interrupt.
On the ESCC, the contents of RR0 are latched while read-
ing this register. The ESCC prevents the contents of RR0
from changing while the read cycle is active. On the
NMOS/CMOS version, it is possible for the status of RR0
to change while a read is in progress, so it is necessary to
read RR0 twice to detect changes that otherwise may be
missed. The contents of RR0 are latched on the falling
edge of /RD and are updated after the rising edge of /RD.
The operation of the individual enable bits in WR15 for
each of the six sources of External/Status interrupts is
identical, but subtle differences exist in the operation of
each source of interrupt. The six sources are Break/Abort,
Underrun/EOM, CTS, DCD, Sync/Hunt and Zero Count.
The Break/Abort, Underrun/EOM, and Zero Count condi-
tions are internal to the SCC, while Sync/Hunt may be in-
ternal or external, and CTS and DCD are purely external
signals. In the following discussions, each source is as-
sumed to be enabled so that the latches are present and
the External/Status interrupts are enabled as a whole. Re-
call that the External/Status IP is set while the latches are
closed and that the state of the signal is reflected immedi-
ately in RR0 if the latches are not present.
2.4.9.1 Break/Abort
The Break/Abort status is used in asynchronous and
SDLC modes, but is always 0 in synchronous modes other
than SDLC. In asynchronous modes, this bit is set when a
break sequence (null character plus framing error) is de-
tected in the receive data stream, and remains set as long
as 0s continue to be received. This bit is reset when a 1 is
received. A single null character is left in the Receive FIFO
each time that the break condition is terminated. This char-
acter should be read and discarded.
In SDLC mode, this bit is set by the detection of an abort se-
quence which is seven or more contiguous 1s in the receive
data stream. The bit is reset when a 0 is received. A re-
ceived abort forces the receiver into Hunt, which is also an
external/status condition. Though these two bits change
state at roughly the same time, one or two External/Status
Interrupts may be generated as a result. The Break/Abort bit
is unique in that both transitions are guaranteed to cause
the latches to close, even if another External/Status inter-
rupt is pending at the time these transitions occur. This
guarantees that a break or abort will be caught. This bit is
undetermined after reset.
2.4.9.2 Transmit Underrun/EOM
The Transmit Underrun/EOM bit is used in synchronous
modes to control the transmission of the CRC. This bit is
reset by issuing the Reset Transmit Underrun/EOM com-
mand in WR0. However, this transition does not cause the
latches to close; this occurs only when the bit is set. To in-
form the processor of this fact, the SCC sets this bit when
the CRC is loaded into the Transmit Shift Register. This bit
is also set if the processor issues the Send Abort com-
mand in WR0. This bit is always set in Asynchronous
mode.
ESCC:
The ESCC has been modified so that in SDLC mode
this interrupt indicates when more data can be written
to the Transmit FIFO. When this interrupt is used in
this way, the Automatic SDLC Flag Transmission fea-
ture must be enabled (WR7' D0=1). On the ESCC, the
Transmit Underrun/EOM interrupt can be used to sig-
nal when data for a subsequent frame can be written
to the Transmit FIFO which more easily supports the
transmission of back to back frames.
2.4.9.3 CTS/DCD
The CTS bit reports the state of the /CTS input, and the
DCD bit reports the status of the /DCD input. Both bits
latch on either input transition. In both cases, after the Re-
set External/Status Interrupt command is issued, if the
latches are closed, they remain closed if there is any odd
number of transitions on an input; they open if there is an
even number of transitions on the input.
2.4.9.4 Zero Count
The Zero Count bit is set when the counter in the baud rate
generator reaches a count of 0 and is reset when the
counter is reloaded. The latches are closed only when this
bit is set to 1. The status in RR0 always reflects the current
status. While the Zero count IE bit in WR15 is reset, this bit
is forced to 0.
2.4.9.5 Sync/Hunt
There are a variety of ways in which the Sync/Hunt may be
set and reset, depending on the SCC’s mode of operation.
In the Asynchronous mode this bit reports the state of the
/SYNC pin, latching on both input transitions. The same is
true of External Sync mode. However, if the crystal oscilla-
tor is enabled while in Asynchronous mode, this bit will be
forced to 0 and the latches will not be closed. Selecting the
UM010901-06
01
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Z85233 | The Zilog SCC Serial Communication Controller |
| Z8602 | CAP 0.033UF 100V 10% X7R AXIAL TR-14 |
| Z860201PSC | 8-BIT MICROCONTROLLER |
| Z860202PSC | Leaded Cartridge Fuse; Current Rating:600mA; Voltage Rating:250V; Fuse Terminals:Axial Lead; Fuse Type:Time Delay; Voltage Rating:250V; Body Material:Glass; Diameter:4.7mm; Fuse Size/Group:5 x 15 mm; Leaded Process Compatible:Yes RoHS Compliant: Yes |
| Z860203PSC | 8-BIT MICROCONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Z8523008PEC | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 8MHz ESCC XTEMP RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| Z85230-08PEC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| Z8523008PEG | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 8MHz ESCC XTEMP RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| Z8523008PSC | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 8MHz ESCC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| Z85230-08PSC | 制造商:Zilog Inc 功能描述:IC CMOS SCC 8MHZ 85230 DIP40 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。