- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372961 > Z85230 (ZiLOG, Inc.) The Zilog SCC Serial Communication Controller PDF資料下載
參數(shù)資料
| 型號： | Z85230 |
| 廠商： | ZiLOG, Inc. |
| 英文描述： | The Zilog SCC Serial Communication Controller |
| 中文描述： | Zilog公司鱗癌的串行通信控制器 |
| 文件頁數(shù)： | 235/317頁 |
| 文件大?。?/td> | 3201K |
| 代理商： | Z85230 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁當前第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁第305頁第306頁第307頁第308頁第309頁第310頁第311頁第312頁第313頁第314頁第315頁第316頁第317頁
Application Note
Serial Communication Controller (SCC
): SDLC Mode of Operation
6-100
RECEIVE INTERRUPTS ON SPECIAL CONDITIONS ONLY
The sequence of event in this mode is similar to that for
“Receive Interrupts on first received character or Special
Condition,” except it will not generate Receive Character
Available interrupt at all. This mode is designed for
operations where the DMA is pre-programmed, or the
application does not have enough time to set up DMA
transfer on First Character interrupt.
The SCC is placed in this mode by programming Bit D4-3
of WR1 to 11. Once programmed in this mode, the SCC
generates interrupts when Special Conditions occur. On
Special
Condition
(either
overrun/Parity error, if enabled), corrective action can be
taken for that packet.
End-Of-Message
or
The SDLC Frame Status Buffer (not available on the
NMOS version) is very useful in this mode. First of all, set
DMA to transfer several packets. The SDLC Frame Status
Buffer holds information which tells you how many bytes
were in the received packet and reports whether or not
error conditions (overrun/CRC error/parity error) have
occurred.
The sequence of events in this mode is identical to the
“Receive Interrupts on First Character or Special
Condition” mode (Figure 3); Note 3, however, does not
apply, and Note 4 should read as follows for this case:
Note 4 in Receive Interrupts on Special Condition only
mode:
DMA request for data 81H. The DMA function of the SCC
should be enabled by this time frame.
RECEIVING BACK TO BACK FRAME IN RECEIVE INTERRUPTS ON SPECIAL CONDITION
ONLY MODE
“Back to Back” frame means there are two frames
separated with only one flag — the closing flag of the
previous packet also acts as the opening flag of the
following packet. Receiving such packets is identical to
receiving a single packet, except that the sequence of
events happens in a short time around the shared flag.
Assuming SCC is running under Receive Interrupts on
Special Condition only mode (under DMA Control), a
typical sequence of events is shown in Figure 4. It is
identical to that used for “Receive Interrupts on Special
Condition Only” mode, with the addition of another
following packet.
Notes on Figure 4:
1.
DMA request data before 0FFH.
2.
DMA request for data 0FFH.
3.
DMA request for data 42H.
4.
DMA request for the first CRC byte. The SCC treats
the CRC as data, since the SCC does not yet
distinguish a difference between CRC and data!
5.
DMA request for the second CRC byte. The closing
flag is recognized two bit-times before the second
CRC byte is completely assembled in the Receive
Shift Register. As soon as it is transferred to the
Receive Buffer, it generates a DMA request.
6.
This interrupt is EOF (End of Frame), a Special
Condition Interrupt. This will not occur until the DMA
has read the 2nd CRC byte from the Receive Buffer.
When it occurs the Receive Buffer is locked and no
more DMA requests can be generated until the
Receive Buffer is unlocked by issuing the Error Reset
command. Before this command is issued, all of the
status bits required (e.g., the CRC error status) must
be read, and the last two bytes read by the DMA
discarded. The Enable Interrupt on Next Receive
Character command must be sent to the SCC so that
the next character (i.e., the First Character of the next
frame) will produce an interrupt. If this is not done, the
character will generate a DMA request, not an
interrupt.
On unlocking the Receive Buffer after the EOF
interrupt, no initialization is required with respect to the
receiver. All characters have been removed by the
DMA and the receiver is ready for the next frame.
While the Buffer is locked the SCC can receive 2 7/8
characters (8 bits/character) before there is a danger
of the receiver overrunning. The only way that this can
be specified is by referencing it to the falling edge of
the request for the last CRC byte. This time is a worst
case minimum of 33 bit-times (possibly more if there
are any characters with inserted zeros). As soon as
the Buffer is unlocked an additional 8 (minimum) bit-
times become available because the top byte of the
Buffer is freed up.
7.
DMA request for second CRC byte. This occurs when
the EOF interrupt service routine has not disabled the
DMA function of the SCC, and fails to read the data
after unlocking the FIFO by issuing Error Reset
command.
8.
DMA request for data 01H.
9.
MA request for data 03H.
UM010901-0601
相關PDF資料 |
PDF描述 |
|---|---|
| Z85233 | The Zilog SCC Serial Communication Controller |
| Z8602 | CAP 0.033UF 100V 10% X7R AXIAL TR-14 |
| Z860201PSC | 8-BIT MICROCONTROLLER |
| Z860202PSC | Leaded Cartridge Fuse; Current Rating:600mA; Voltage Rating:250V; Fuse Terminals:Axial Lead; Fuse Type:Time Delay; Voltage Rating:250V; Body Material:Glass; Diameter:4.7mm; Fuse Size/Group:5 x 15 mm; Leaded Process Compatible:Yes RoHS Compliant: Yes |
| Z860203PSC | 8-BIT MICROCONTROLLER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| Z8523008PEC | 功能描述:網(wǎng)絡控制器與處理器 IC 8MHz ESCC XTEMP RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| Z85230-08PEC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| Z8523008PEG | 功能描述:網(wǎng)絡控制器與處理器 IC 8MHz ESCC XTEMP RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| Z8523008PSC | 功能描述:網(wǎng)絡控制器與處理器 IC 8MHz ESCC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| Z85230-08PSC | 制造商:Zilog Inc 功能描述:IC CMOS SCC 8MHZ 85230 DIP40 |
發(fā)布緊急采購，3分鐘左右您將得到回復。