參數(shù)資料
型號(hào): Z85230
廠商: ZiLOG, Inc.
英文描述: The Zilog SCC Serial Communication Controller
中文描述: Zilog公司鱗癌的串行通信控制器
文件頁(yè)數(shù): 105/317頁(yè)
文件大?。?/td> 3201K
代理商: Z85230
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)當(dāng)前第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)第266頁(yè)第267頁(yè)第268頁(yè)第269頁(yè)第270頁(yè)第271頁(yè)第272頁(yè)第273頁(yè)第274頁(yè)第275頁(yè)第276頁(yè)第277頁(yè)第278頁(yè)第279頁(yè)第280頁(yè)第281頁(yè)第282頁(yè)第283頁(yè)第284頁(yè)第285頁(yè)第286頁(yè)第287頁(yè)第288頁(yè)第289頁(yè)第290頁(yè)第291頁(yè)第292頁(yè)第293頁(yè)第294頁(yè)第295頁(yè)第296頁(yè)第297頁(yè)第298頁(yè)第299頁(yè)第300頁(yè)第301頁(yè)第302頁(yè)第303頁(yè)第304頁(yè)第305頁(yè)第306頁(yè)第307頁(yè)第308頁(yè)第309頁(yè)第310頁(yè)第311頁(yè)第312頁(yè)第313頁(yè)第314頁(yè)第315頁(yè)第316頁(yè)第317頁(yè)
SCC/ESCC User’s Manual
Data Communication Modes
4-30
4.3 BYTE-ORIENTED SYNCHRONOUS MODE
(Continued)
When a character with a special receive condition other
than EOF is received (receive overrun, or parity), a special
receive condition interrupt is generated after the character
is read from the FIFO and the Receive FIFO is locked until
the Error Reset command is issued.
4.4.4 SDLC Loop Mode
The SCC supports SDLC Loop mode in addition to normal
SDLC. SDLC Loop mode is very similar to normal SDLC
but is usually used in applications where a point-to-point
network is not appropriate (for example, Point-of-Sale ter-
minals). In an SDLC Loop, there is a primary controller that
manages the message traffic flow on the loop and any
number of secondary stations. In SDLC Loop mode, the
SCC operating in regular SDLC mode can act as the pri-
mary controller.
A secondary station in an SDLC Loop is always listening
to the messages being sent around the loop, and in fact
must pass these messages to the rest of the loop by re-
transmitting them with a one-bit-time delay.
The secondary station can place its own message on the
loop only at specific times. The controller signals that sec-
ondary stations may transmit messages by sending a spe-
cial character, called an EOP (End of Poll), around the
loop. The EOP character is the bit pattern 11111110.
When a secondary station has a message to transmit and
recognizes an EOP on the line, it changes the last binary
1 of the EOP to a 0 before transmission. This has the effect
of turning the EOP into a flag pattern. The secondary sta-
tion now places its message on the loop and terminates its
message with an EOP. Any secondary stations further
down the loop with messages to transmit can append their
messages to the message of the first secondary station by
the same process.
All secondary stations without messages to send merely
echo the incoming messages and are prohibited from
placing messages on the loop, except upon recognizing
an EOP.
SDLC Loop mode is quite similar to normal SDLC mode
except that two additional control bits are used. Writing a 1
to the Loop Mode bit in WR10 configures the SCC for Loop
mode. Writing a 1 to the Go Active on Poll bit in the same
register normally causes the SCC to change the next EOP
into a flag and then begin transmitting on loop. However,
when the SCC first goes on loop it uses the first EOP as a
signal to insert the one-bit delay, and doesn’t begin trans-
mitting until it receives the second EOP. There are also
two additional status bits in RR10, the On-Loop bit and the
Loop-Sending bit.
There are also restrictions as to when and how a second-
ary station physically becomes part of the loop.
A secondary station that has just powered up must monitor
the loop, without the one-bit-time delay, until it recognizes
an EOP. When an EOP is recognized the one-bit-time de-
lay is switched on. This does not disturb the loop because
the line is marking idle between the time that the controller
sends the EOP and the time that it receives the EOP back.
The secondary station that has gone on-loop cannot place
a message on the loop until the next time that an EOP is
issued by the controller. A secondary station goes off loop
in a similar manner. When given a command to go off-loop,
the secondary station waits until the next EOP to remove
the one-bit-time delay.
To operate the SCC in SDLC Loop mode, the SCC must
first be programmed just as if normal SDLC were to be
used. Loop mode is then selected by writing the appropri-
ate control word in WR10.
The SCC is now waiting for the EOP so that it can go on
loop. While waiting for the EOP, the SCC ties TxD to RxD
with only the internal gate delays in the signal path. When
the first EOP is recognized by the SCC, the
Break/Abort/EOP bit is set in RR0, generating an Exter-
nal/Status interrupt (if so enabled). At the same time, the
On-Loop bit in RR10 is set to indicate that the SCC is in-
deed on-loop, and a one-bit time delay is inserted in the
TxD to the RxD path.
The SCC is now on-loop but cannot transmit a message
until a flag and the next EOP are received. The require-
ment that a flag be received ensures that the SCC cannot
erroneously send messages until the controller ends the
current polling sequence and starts another one.
If the CPU in the secondary station with the SCC needs to
transmit a message, the Go-Active-On-Poll bit in WR10 is
set. If this bit is set when the EOP is detected, the SCC
changes the EOP to a flag and starts sending another flag.
The EOP is reported in the Break/Abort/EOP bit in RR0
and the CPU writes its data bytes to the SCC, just as in
normal SDLC frame transmission. When the frame is com-
plete and CRC has been sent, the SCC closes with a flag
and reverts to One-Bit-Delay mode. The last zero of the
flag, along with the marking line echoed from the RxD pin,
form an EOP for secondary stations further down the loop.
While the SCC is actually transmitting a message, the
loop-sending bit in R10 is set to indicate this.
If the Go-Active-On-Poll bit is not set at the time the EOP
passes by, the SCC cannot send a message until a flag
(terminating the current polling sequence) and another
EOP are received.
UM010901-0601
相關(guān)PDF資料
PDF描述
Z85233 The Zilog SCC Serial Communication Controller
Z8602 CAP 0.033UF 100V 10% X7R AXIAL TR-14
Z860201PSC 8-BIT MICROCONTROLLER
Z860202PSC Leaded Cartridge Fuse; Current Rating:600mA; Voltage Rating:250V; Fuse Terminals:Axial Lead; Fuse Type:Time Delay; Voltage Rating:250V; Body Material:Glass; Diameter:4.7mm; Fuse Size/Group:5 x 15 mm; Leaded Process Compatible:Yes RoHS Compliant: Yes
Z860203PSC 8-BIT MICROCONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
Z8523008PEC 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 8MHz ESCC XTEMP RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
Z85230-08PEC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller
Z8523008PEG 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 8MHz ESCC XTEMP RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
Z8523008PSC 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 8MHz ESCC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
Z85230-08PSC 制造商:Zilog Inc 功能描述:IC CMOS SCC 8MHZ 85230 DIP40