- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄372961 > Z85230 (ZiLOG, Inc.) The Zilog SCC Serial Communication Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | Z85230 |
| 廠商： | ZiLOG, Inc. |
| 英文描述： | The Zilog SCC Serial Communication Controller |
| 中文描述： | Zilog公司鱗癌的串行通信控制器 |
| 文件頁(yè)數(shù)： | 71/317頁(yè) |
| 文件大?。?/td> | 3201K |
| 代理商： | Z85230 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)當(dāng)前第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)第266頁(yè)第267頁(yè)第268頁(yè)第269頁(yè)第270頁(yè)第271頁(yè)第272頁(yè)第273頁(yè)第274頁(yè)第275頁(yè)第276頁(yè)第277頁(yè)第278頁(yè)第279頁(yè)第280頁(yè)第281頁(yè)第282頁(yè)第283頁(yè)第284頁(yè)第285頁(yè)第286頁(yè)第287頁(yè)第288頁(yè)第289頁(yè)第290頁(yè)第291頁(yè)第292頁(yè)第293頁(yè)第294頁(yè)第295頁(yè)第296頁(yè)第297頁(yè)第298頁(yè)第299頁(yè)第300頁(yè)第301頁(yè)第302頁(yè)第303頁(yè)第304頁(yè)第305頁(yè)第306頁(yè)第307頁(yè)第308頁(yè)第309頁(yè)第310頁(yè)第311頁(yè)第312頁(yè)第313頁(yè)第314頁(yè)第315頁(yè)第316頁(yè)第317頁(yè)
SCC/ESCC User’s Manual
SCC/ESCC Ancillary Support Circuitry
3-10
3.4 DPLL DIGITAL PHASE-LOCKED LOOP
(Continued)
In FM mode, the transmit clock and receive clock outputs
from the DPLL are not in phase. This is necessary to make
the transmit and receive bit cell boundaries coincide, since
the receive clock must sample the data one-fourth and
three-fourths of the way through the bit cell.
Ordinarily, a bit cell boundary occurs between count 15 or
count 16, and the DPLL receive output causes the data to
be sampled at one-fourth and three-fourths of the way
through the bit cell.
However, four variations can occur:
If the bit-cell boundary (from space to mark) occurs any-
where during the second half of count 15 or the first half of
count 16, the DPLL allows the transition without making a
correction to its count cycle.
If the bit-cell boundary (from space to mark) occurs be-
tween the middle of count 16 and the middle of count 19,
the DPLL is sampling the data too early in the bit cell. In
response to this, the DPLL extends its count by one during
the next 0 to 31 counting cycle, which effectively moves
the receive clock edges closer to where they should be.
Any transitions occurring between the middle of count 19
in one cycle and the middle of count 12 during the next cy-
cle are ignored by the DPLL. This guarantees that any data
transitions in the bit cells do not cause an adjustment to the
counting cycle.
If no transition occurs between the middle of count 12 and
the middle of count 19, the DPLL is probably not locked
onto the data properly. When the DPLL misses an edge,
the One Clock Missing bit is RR10, it is set to 1 and
latched. It will hold this value until a Reset Missing Clock
command is issued in WR14, or until the DPLL is disabled
or programmed to enter the Search mode. Upon missing
this one edge, the DPLL takes no other action and does
not modify its count during the next counting cycle.
If the DPLL does not see an edge between the middle of
count 12 and the middle of count 19 in two successive 0 to
31 count cycles, a line error condition is assumed. If this
occurs, the Two Clocks Missing bit in RR10 is set to 1 and
latched. At the same time, the DPLL enters the Search
mode. The DPLL makes the decision to enter the Search
mode during count 2, where both the receive clock and
transmit clock outputs are Low. This prevents any glitches
on the clock outputs when the Search mode is entered.
While in the Search mode, no clock outputs are provided
by the DPLL. The Two Clocks Missing bit in RR10 is
latched until a Reset Missing Clock command is issued in
WR14, or until the DPLL is disabled or programmed to en-
ter the Search mode.
While the DPLL is disabled, the transmit clock output of the
DPLL may be toggled by alternately selecting FM and
NRZI mode in the DPLL. The same is true of the receive
clock.
While the DPLL is in the Search mode, the counter re-
mains at count 16 where the receive output is Low and the
transmit output is Low. This fact is used to provide a trans-
mit clock under software control since the DPLL is in the
Search mode while it is disabled.
As in NRZI mode, if an adjustment to the counting cycle is
necessary, the DPLL modifies count 5, either deleting it or
doubling it. If no adjustment is necessary, the count se-
quence proceeds normally.
When the DPLL is programmed to enter Search mode,
only clock transitions should exist on the receive data pin.
If this is not the case, the DPLL may attempt to lock on to
the data transitions. If the DPLL does lock on to the data
transitions, then the Missing Clock condition will inevitably
occur because data transitions are not guaranteed every
bit cell.
To lock in the DPLL properly, FM0 encoding requires con-
tinuous 1s received when leaving the Search mode. In
FM1 encoding, continuous 0s are required; with Manches-
ter encoded data this means alternating 1s and 0s. With all
three of these data encoding methods there is always at
least one transition in every bit cell, and in FM mode the
DPLL is designed to expect this transition.
3.4.3 DPLL Operation in the Manchester
Mode
The SCC can be used to decode Manchester data by us-
ing the DPLL in the FM mode and programming the receiv-
er for NRZ data. Manchester encoded data contains a
transition at the center of every bit cell; it is the direction of
this transition that distinguishes a 1 from a 0. Hence, for
Manchester data, the DPLL should be in FM mode (WR14
command D7=1, D6=1, D5=0), but the receiver should be
set up to accept NRZ data (WR10 D6=0, D5=0).
3.4.4 Transmit Clock Counter (ESCC only)
The ESCC includes a Transmit Clock Counter which par-
allels the DPLL. This counter provides a jitter-free clock
source to the transmitter by dividing the DPLL clock source
by the appropriate value for the programmed data encod-
ing format as shown in Figure 3-9. Therefore, in FM mode
(FM0 or FM1), the counter output is the input frequency di-
vided by 16. In NRZI mode, the counter frequency is the in-
put divided by 32. The counter output replaces the DPLL
transmit clock output, available as the transmit clock
source. This has no effect on the use of the DPLL as the
receive clock source.
UM010901-0601
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| Z85233 | The Zilog SCC Serial Communication Controller |
| Z8602 | CAP 0.033UF 100V 10% X7R AXIAL TR-14 |
| Z860201PSC | 8-BIT MICROCONTROLLER |
| Z860202PSC | Leaded Cartridge Fuse; Current Rating:600mA; Voltage Rating:250V; Fuse Terminals:Axial Lead; Fuse Type:Time Delay; Voltage Rating:250V; Body Material:Glass; Diameter:4.7mm; Fuse Size/Group:5 x 15 mm; Leaded Process Compatible:Yes RoHS Compliant: Yes |
| Z860203PSC | 8-BIT MICROCONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| Z8523008PEC | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 8MHz ESCC XTEMP RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| Z85230-08PEC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| Z8523008PEG | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 8MHz ESCC XTEMP RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| Z8523008PSC | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 8MHz ESCC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| Z85230-08PSC | 制造商:Zilog Inc 功能描述:IC CMOS SCC 8MHZ 85230 DIP40 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。