- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄231501 > W972GG8JB-25 (WINBOND ELECTRONICS CORP) 256M X 8 DDR DRAM, 0.4 ns, PBGA60 PDF資料下載
參數(shù)資料
| 型號： | W972GG8JB-25 |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | DRAM |
| 英文描述： | 256M X 8 DDR DRAM, 0.4 ns, PBGA60 |
| 封裝： | 11 X 11.50 MM, ROHS COMPLIANT, WBGA-60 |
| 文件頁數(shù)： | 13/86頁 |
| 文件大?。?/td> | 1466K |
| 代理商： | W972GG8JB-25 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁
W972GG8JB
Publication Release Date: Feb. 18, 2011
- 20 -
Revision A02
7.3
Command Function
7.3.1
Bank Activate Command
( CS ="L", RAS ="L", CAS ="H",
WE ="H", BA0, BA1, BA2=Bank, A0 to A14 be row address)
The Bank Activate command must be applied before any Read or Write operation can be executed.
Immediately after the bank active command, the DDR2 SDRAM can accept a read or write command
on the following clock cycle. If a Read/Write command is issued to a bank that has not satisfied the
tRCDmin specification, then additive latency must be programmed into the device to delay when the
Read/Write command is internally issued to the device. The additive latency value must be chosen to
assure tRCDmin is satisfied. Additive latencies of 0, 1, 2, 3, 4, 5 and 6 are supported. Once a bank has
been activated it must be precharged before another Bank Activate command can be applied to the
same bank. The bank active and precharge times are defined as tRAS and tRP, respectively. The
minimum time interval between successive Bank Activate commands to the same bank is determined
by the RAS cycle time of the device (tRC). The minimum time interval between Bank Activate
commands is tRRD.
In order to ensure that components with 8 internal memory banks do not exceed the instantaneous
current supplying capability, certain restrictions on operation of the 8 banks must be observed. There
are two rules. One for restricting the number of sequential ACT commands that can be issued and
another for allowing more time for RAS precharge for a Precharge All command. The rules are as
follows:
Sequential Bank Activation Restriction: No more than 4 banks may be activated in a rolling tFAW
window. Converting to clocks is done by dividing tFAW[nS] by tCK(avg)[ns], and rounding up to
next integer value. As an example of the rolling window, if RU{ (tFAW / tCK(avg) } is 10 clocks,
and an activate command is issued in clock N, no more than three further activate commands
may be issued at or between clock N+1 and N+9.
Precharge All Allowance: tRP for a Precharge All command is equal to tnRP + 1 x nCK, where
tnRP = RU{ tRP / tCK(avg) } and tRP is the value for a single bank precharge.
T0
T1
T2
T3
Tn
Tn+1
Tn+2
Tn+3
Bank A
Row Addr.
Bank A
Col. Addr.
Bank B
Row Addr.
Bank B
Col. Addr.
Bank A
Addr.
Bank B
Addr.
Bank A
Row Addr.
CAS - CAS delay time(tCCD)
tRCD = 1
Additive Latency delay(AL)
Read Begins
Bank A
Activate
Bank A
Post CAS
Read
Bank B
Activate
Bank B
Post CAS
Read
Bank A
Precharge
Bank B
Precharge
Bank A
Activate
Bank Active (
≥ tRAS)
RAS Cycle time (
≥ tRC)
Bank Precharge time (
≥ tRP)
Command
Address
RAS - RAS delay time(
≥ tRRD)
CLK
Internal RAS - RAS delay (
≥ tRCDmin)
Figure 12
– Bank activate command cycle: tRCD = 3, AL = 2, tRP = 3, tRRD = 2, tCCD = 2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WF512K32-150CJC | 512K X 32 FLASH 5V PROM MODULE, 150 ns, CQCC68 |
| W73B586A-09L | 32K X 18 CACHE SRAM, 9 ns, PQCC52 |
| WS512K32-100G4TM | 2M X 8 MULTI DEVICE SRAM MODULE, 100 ns, CQFP68 |
| WS512K32-35G4M | 2M X 8 MULTI DEVICE SRAM MODULE, 35 ns, CQFP68 |
| WS512K32-35G4Q | 2M X 8 MULTI DEVICE SRAM MODULE, 35 ns, CQFP68 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W972GG8JB-25I | 制造商:Winbond Electronics Corp 功能描述:IC DDR2 SDRAM 2GBIT 2.5NS 制造商:Winbond Electronics Corp 功能描述:IC DDR2 SDRAM 2GBIT 2.5NS 80WBGA |
| W972GG8JB-3 | 制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR2 SDRAM 2G-Bit 256Mx8 1.8V 60-Pin WBGA 制造商:Winbond Electronics Corp 功能描述:IC DDR2 SDRAM 2GBIT 3NS |
| W9751G6IB-25 | 功能描述:IC DDR2-800 SDRAM 512MB 84-WBGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:4K (512 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-MFP 包裝:帶卷 (TR) |
| W9751G6JB | 制造商:WINBOND 制造商全稱:Winbond 功能描述:8M ? 4 BANKS ? 16 BIT DDR2 SDRAM |
| W9751G6JB-25 | 制造商:Winbond Electronics Corp 功能描述:512GB DDRII |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。