- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385894 > SYM53C825AE (LSI Corporation) PCI-SCSI I/O Processor(PCI-SCSI I/O接口處理器) PDF資料下載
參數(shù)資料
| 型號： | SYM53C825AE |
| 廠商： | LSI Corporation |
| 英文描述： | PCI-SCSI I/O Processor(PCI-SCSI I/O接口處理器) |
| 中文描述： | 的PCI -的SCSI I / O處理器（個PCI -的SCSI的I / O接口處理器） |
| 文件頁數(shù)： | 42/225頁 |
| 文件大?。?/td> | 1237K |
| 代理商： | SYM53C825AE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁
2-22
SYM53C825A/825AE Data Manual
Functional Description
Chained Block Moves
Wide SCSI Receive
Bit
T he WSR bit is set whenever the SCSI core is
receiving data (Data In for initiator or Data Out
for target) and the core detects a partial transfer at
the end of a block move or chained block move
SCRIPT S instruction. When WSR is set, the high
order byte of the last SCSI bus transfer is not
transferred to memory. Instead, the byte is tempo-
rarily stored in the SWIDE register. T he hardware
uses the WSR bit to determine what behavior must
occur at the start of the next data receive transfer.
T he bit is automatically cleared at the start of the
next data receive transfer. T he bit can alternatively
be cleared by the microprocessor or through
SCRIPT S. T he bit can also be used by the micro-
processor or SCRIPT S for error detection and
recovery purposes.
SWIDE Register
T his register is used to store data for partial byte
data transfers. For receive data, the SWIDE regis-
ter holds the high-order byte of a partial SCSI
transfer which has not yet been transferred to
memory. T his stored data may be a residue byte
(and therefore ignored) or it may be valid data that
will be transferred to memory at the beginning of
the next Block Move instruction.
SODL Register
For send data, the low-order byte of the SODL
register holds the low-order byte of a partial mem-
ory transfer which has not yet been transferred
across the SCSI bus. T his stored data is usually
“married” with the first byte of the next data send
transfer, and both bytes are sent across the SCSI
bus at the start of the next data send block move
command.
Chained Block Move
SCRIPT S Instruction
A chained Block Move SCRIPT S instruction is
primarily used to transfer consecutive data send or
data receive blocks. Using the chained block move
instruction facilitates partial receive transfers and
allows correct partial send behavior without addi-
tional op code overhead. Behavior of the chained
Block Move instruction varies slightly for sending
and receiving data.
For receive data (Data In for initiator or Data Out
for target), a chained Block Move instruction indi-
cates that if a partial transfer occurred at the end of
the instruction, the WSR flag is set.T he high order
byte of the last SCSI transfer is stored in the
SWIDE register rather than transferred to mem-
ory. T he contents of the SWIDE register should be
the first byte transferred to memory at the start of
the chained block move data stream. Since the
byte count always represents data transfers to/from
memory (as opposed to the SCSI bus), the byte
transferred out of the SWIDE register is one of the
bytes in the byte count. If the WSR bit is clear
when a receive data chained Block Move instruc-
tion is executed, the data transfer occurs similar to
that of the regular block move instruction. Whether
the WSR bit is set or clear, when a normal block
move instruction is executed, the contents of the
SWIDE register will be ignored and the transfer
takes place normally. For “N” consecutive wide
data receive Block Move instructions, the 2nd
through the Nth Block Move instructions should
be chained block moves.
For send data (Data Out for initiator or Data In for
target), a chained Block Move instruction indicates
that if a partial transfer terminates the chained
block move instruction, the last low-order byte
(the partial memory transfer) should be stored in
the lower byte of the SODL register and not sent
across the SCSI bus. Without the chained block
move instruction, the last low-order byte would be
sent across the SCSI bus. T he starting byte count
represents data bytes transferred from memory but
not to the SCSI bus when a partial transfer exists.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SYM53C860 | Single-Chip High-Performance PCI-Ultra SCSI (Fast-20) I/O Processor(單片、高性能PCI-超級SCSI (Fast-20) I/O 處理器) |
| SYM53C875 | PCI-Ultra SCSI I/O Processor(PCI-Ultra SCSI I/O處理器) |
| SYM53C875E | PCI-Ultra SCSI I/O Processor(PCI-Ultra SCSI I/O 處理器) |
| SYM53C876E | PCI-Dual Channel SCSI Multi-function Controller(PCI-雙通道SCSI多功能控制器) |
| SYM53C876 | PCI-Dual Channel SCSI Multi-Function Controller(PCI 雙通道SCSI多功能控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SYM53C876E(PBGA) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SCSI Bus Interface/Controller |
| SYM53C876E(PQFP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SCSI Bus Interface/Controller |
| SYM53C885 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| SYM53C896 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BUS CONTROLLER |
| SYM-63LH+ | 制造商:MINI 制造商全稱:Mini-Circuits 功能描述:Frequency Mixer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。