- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374843 > SMJ55161 (Texas Instruments, Inc.) 262144 BY 16-BIT MULTIPORT VIDEO RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | SMJ55161 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 262144 BY 16-BIT MULTIPORT VIDEO RAM |
| 中文描述： | 262144由16位多端口視頻內(nèi)存 |
| 文件頁數(shù)： | 23/64頁 |
| 文件大?。?/td> | 1505K |
| 代理商： | SMJ55161 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
SMJ55161
262144 BY 16-BIT
MULTIPORT VIDEO RAM
SGMS056D – MAY 1995 – REVISED OCTOBER 1997
23
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
block write (continued)
The fourth quadrant (DQ12–DQ15 ) has DQ12, DQ14, and DQ15 written with bits 12, 14, and 15 from the
color-data register to column 0 and column 2 of its block 0. DQ13 retains its previous data on all columns due
to the write mask. Columns 1 and 3 retain their previous data on all DQs due to the column mask. If the previous
data for the quadrant is all 0s, the fourth quadrant contains the data pattern shown in Figure 12 after the
block-write operation shown in the previous example.
DQ12
Columns 0
1
2
3
4th Quadrant
0
0
0
0
DQ13
0
0
0
0
DQ14
1
0
1
0
DQ15
1
0
1
0
Figure 12. Example of Fourth Quadrant After a Block-Write Operation
load color register
The load-color-register cycle is performed using normal DRAM write-cycle timing except that DSF is held high
on the falling edges of RAS, CASL, and CASU. The color register is loaded from pins DQ0 –DQ15, which are
latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later. If only one CASx
is low, only the corresponding byte of the color register is loaded. When the color register is loaded, it retains
data until power is lost or until another load-color-register cycle is performed (see Figure 13 and Figure 14).
RAS
CASx
A0–A8
WE
TRG
DSF
DQ0–DQ15
1
2
3
2
3
4
6
5
6
Load-Color-Register Cycle
Block-Write Cycle
(no write mask)
Block-Write Cycle
(load and use write mask)
Legend:
1. Refresh address
2. Row address
3. Block address (A2–A8) is latched on the first falling edge of CASx.
4. Color-register data
5. Write-mask data: DQ0–DQ15 are latched on the falling edge of RAS.
6. Column-mask data: DQi–DQi+3 (i = 0, 4, 8, 12) are latched on either the first falling edge of CASx or the falling edge of WE, whichever
occurs later.
= don’t care
Figure 13. Example of Block Writes
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。