
16 MEG x 18, 32 MEG x 9
2.5V V
EXT
, 1.8V V
DD
, HSTL, SIO, RLDRAM II
pdf: 09005aef80a41b59/zip: 09005aef811ba111
MT49H8M18C_2.fm - Rev. F 11/04 EN
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2004 Micron Technology, Inc. All rights reserved.
38
NOTE:
1.
t
CS and
t
CH refer to the setup and hold time requirements of latching data from the boundary scan register.
NOTE:
1. All voltages referenced to V
SS
(GND).
2. Overshoot:
V
IH
(
AC
)
≤
V
DD
+ 0.7V for t
≤
t
CK/2.
Undershoot: V
IL
(
AC
)
≥
-0.5V for t
≤
t
CK/2.
During normal operation, V
DD
Q must not exceed V
DD
.
Table 13:
Note 1; +0°C
≤
T
C
≤
+95°C; +1.7V
≤
V
DD
≤
+1.9V
TAP AC Electrical Characteristics
DESCRIPTION
Clock
Clock cycle time
SYMBOL
MIN
MAX
UNITS
t
THTH
f
TF
t
THTL
t
TLTH
20
ns
Clock frequency
50
MHz
Clock HIGH time
10
ns
Clock LOW time
10
ns
Output Times
TCK LOW to TDO unknown
t
TLOX
t
TLOV
t
DVTH
t
THDX
0
ns
TCK LOW to TDO valid
10
ns
TDI valid to TCK HIGH
5
ns
TCK HIGH to TDI invalid
5
ns
Setup Times
TMS setup
t
MVTH
t
CS
5
ns
Capture setup
5
ns
Hold Times
TMS hold
t
THMX
t
CH
5
ns
Capture hold
5
ns
Table 14:
+0°C
≤
T
C
≤
+95°C; +1.7V
≤
V
DD
≤
+1.9V, unless otherwise noted
TAP DC Electrical Characteristics and Operating Conditions
DESCRIPTION
CONDITIONS
SYMBOL
V
IH
V
IL
IL
I
IL
O
MIN
MAX
V
DD
+ 0.3
V
REF
- 0.15
5.0
5.0
UNITS
V
V
μA
μA
NOTES
1, 2
1, 2
Input High (Logic 1) Voltage
Input Low (Logic 0) Voltage
Input Leakage Current
Output Leakage Current
V
REF
+ 0.15
V
SS
Q - 0.3
-5.0
-5.0
0V
≤
V
IN
≤
V
DD
Output disabled,
0V
≤
V
IN
≤
V
DD
Q
I
OLC
= 100μA
I
OLT
= 2mA
|I
OHC
| = 100μA
|I
OHT
| = 2mA
Output Low Voltage
Output Low Voltage
Output High Voltage
Output High Voltage
V
OL
1
V
OL
2
V
OH
1
V
OH
2
0.2
0.4
V
V
V
V
1
1
1
1
V
DD
Q - 0.2
V
DD
Q - 0.4