![](http://datasheet.mmic.net.cn/Maxim-Integrated-Products/DS34T102GN-_datasheet_97090/DS34T102GN-_174.png)
____________________________________________________ DS34T101, DS34T102, DS34T104, DS34T108
174 of 366
The Port[n]_stat_reg1 register has real-time (not latched) status fields. The index n indicates port number: 1-8 for
DS34T108, 1-4 for DS34T104, 1-2 for DS34T102, 1 only for DS34T101.
Port[n]_stat_reg1 0x100+n*8
Bits
Data Element Name
R/W
Reset
Value
Description
[31:25]
Reserved
-
0x0
Must be set to zero
[24]
Smart_disabled
RO
0x0
not documented
[23:5]
DPLL_level
RO
0x0
not documented
[4:2]
Adapt_current_state
RO
0x0
Port n clock recovery current state:
0 = Idle
2 = Acquisition
3 = Tracking1
4 = Tracking2
5 = Recover from Underrun/Overrun
[1]
RTS
RO
0x0
behaves as RTS (Request To Send)—can be read from
this bit.
[0]
TSA_int_act_blk
RO
0x0
Indicates which bank is active:
0 = Port n TSA bank1 is active
1 = Port n TSA bank2 is active
The Port[n]_stat_reg2 register has real-time (not latched) status fields. The index n indicates port number: 1-8 for
DS34T108, 1-4 for DS34T104, 1-2 for DS34T102, 1 only for DS34T101.
Port[n]_stat_reg2 0x104+n*8
Bits
Data Element Name
R/W
Reset
Value
Description
[31:29]
Bw_tunn
RO
0x0
not documented
[28:4]
Curr_pdv_std
RO
0x0
not documented
[3:0]
Convergence_counter
RO
0x0
not documented
11.4.2 Bundle Configuration Tables
The base address for the TDMoP bundle configuration tables is 0x8,000. Bundle configurations are 160 bits long
and therefore span five 32-bit words. The least-significant 32-bit word of a bundle configuration is located at
address offset 0x000 + BundleNumber x 4. The most-significant 32-bit word is located at address offset 0x400 +
BundleNumber x 4. There are 64 bundles numbered 0 to 63. In the register descriptions in this section the index n
indicates bundle number: 0 to 63.
11.4.2.3 describe the bundle configuration fields for each of the four types. Some fields are common to two or more
of the bundle types. The payload type is specified in the Payload_type_machine field, bits 21:20 of
xxxx_Bundle[n]_cfg[63:32].
11.4.2.1 AAL1 Bundle Configuration
In the register descriptions below, the index n indicates the bundle number: 0 to 63.
AAL1_Bundle[n]_cfg[31:0] 0x000+n*4
Bits
Data Element Name
R/W
Reset
Value
Description
[31:0]
Rx_bundle_identifier
R/W
None
Holds the Rx bundle number