- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379803 > CD1865 (Intel Corp.) Intelligent Eight-Channel Communications Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | CD1865 |
| 廠商： | Intel Corp. |
| 英文描述： | Intelligent Eight-Channel Communications Controller |
| 中文描述： | 智能八通道通信控制器 |
| 文件頁(yè)數(shù)： | 96/150頁(yè) |
| 文件大小： | 871K |
| 代理商： | CD1865 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)當(dāng)前第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)
CD1865
—
Intelligent Eight-Channel Communications Controller
96
Datasheet
Even though not all of the CD1865 registers are intended to be read/write, there is no hardware
mechanism to prevent the user from writing to them. The registers should, in some cases, not be
written to by the host. See the individual register descriptions for details.
In the register map, the binary addresses are shown relative to the CD1865 address lines. In 16- and
32-bit systems, it is a common practice to connect 8-bit peripherals to only 1-byte lane. In 16-bit
systems, the CD1865 appears at every other address, that is, A0 in the CD1865 is connected to A1
in the host. In 32-bit systems, the CD1865 appears at every fourth address, that is, A0 in the
CD1865 is connected to A2 in the host. In both of these cases, the addresses used by a programmer
are different than what is shown.
For instance, in a 16-bit Motorola 68000-based system (or other
‘
big-endian
’
processors), the
CD1865 is placed on data lines D0
–
D7 that are at odd addresses in the Motorola manner of
addressing. The A0 in the CD1865 is connected to A1 of the 68000. Thus, the CD1865 address $40
becomes $81 to a programmer. It is
‘
left-shifted
’
one bit, and A0 must be
‘
1
’
for low-byte (D0
–
D7)
accesses.
In a 16-bit Intel system (or other
‘
little-endian
’
processors), the CD1865 is again placed on data
lines D0
–
D7, but these are at even addresses. The A0 in the CD1865 is connected to the A1 in the
host, but the host
’
s A0 must be a
‘
0
’
to access data lines D0
–
D7.
Many 32-bit processors have internal logic to
‘
steer
’
the data to the correct pins regardless of
address value. However, if the processor employed does not, a scheme similar to the one described
for 16-bit machines can be used, except that the CD1865 addresses are shifted 2 bits instead of one.
Table 9. Register Summary
(Sheet 1 of 2)
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Global Registers
GFRCR
Firmware Revision Code
SRCR
PkgTyp
RegAckEn
DaisyEn
GlobPri
UnFair
Reserved
AutoPri
PriSel
PPRH
Binary Value
PPRL
Binary Value
MSMR
Binary Value
TSMR
Binary Value
RSMR
Binary Value
GSVR
User
Defined
User
Defined
User
Defined
User
Defined
User
Defined
IT2
IT1
IT0
SRSR
ILV[1]
ILV[0]
RREQext
RREQint
TREQext
TREQint
MREQext
MREQint
MRAR
Modified Interrupt Vector Provided On Read
TRAR
Modified Interrupt Vector Provided On Read
RRAR
Modified Interrupt Vector Provided On Read
GSCR1
User
Defined
User
Defined
User
Defined
C2
C1
C0
User
Defined
User
Defined
GSCR2
User
Defined
User
Defined
User
Defined
C2
C1
C0
User
Defined
User
Defined
GSCR3
User
Defined
User
Defined
User
Defined
C2
C1
C0
User
Defined
User
Defined
CAR
Reserved
Reserved
Reserved
Reserved
A7(0)
C2
C1
C0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD22100 | CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating) |
| CD22100E | CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating) |
| CD22100F | CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating) |
| CD22101 | CMOS 4 x 4 x 2 Crosspoint Switch with Control Memory |
| CD22101E | CMOS 4 x 4 x 2 Crosspoint Switch with Control Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD1865N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1865P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1866N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1866P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1867N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。