- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379803 > CD1865 (Intel Corp.) Intelligent Eight-Channel Communications Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | CD1865 |
| 廠商： | Intel Corp. |
| 英文描述： | Intelligent Eight-Channel Communications Controller |
| 中文描述： | 智能八通道通信控制器 |
| 文件頁(yè)數(shù)： | 44/150頁(yè) |
| 文件大?。?/td> | 871K |
| 代理商： | CD1865 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)當(dāng)前第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)
CD1865
—
Intelligent Eight-Channel Communications Controller
44
Datasheet
Note that thirty-two CD1865s is the logical limit per daisy chain. Since it takes over 1000 ns for an
acknowledgment to ripple down 32 devices, it may not be efficient to have one long chain in
heavy-traffic applications.
Note:
In some systems that daisy chain many CD1865 devices, a potential timing hazard exists if the host
processor does not allow sufficient time for the removal of the ACKIN*/ACKOUT* daisy-chain
signal to propagate through all devices. In the event that the host processor begins I/O operations
with another section of logic and applies DS* (RD* or WR* in an Intel environment) while an
active ACKIN* is being applied to a CD1865 due to propagation delay time, unpredictable results
can occur. This constitutes an illegal acknowledge cycle. The failure mode is most often a cessation
of service requests from the device, especially of the type that is being serviced when the illegal
access occurs. Take care to ensure that the 35-ns propagation delay per device is included in any
wait-state generation.
5.5.7
Multiple CD1865s without Cascading
It is possible to interface several CD1865s without using the cascade feature. There is an advantage
to this because as there is less delay incurred while waiting for the service acknowledgment to
ripple down a chain of devices. There are two possible disadvantages. If each of the CD1865
’
s
three service request lines has a separate input to the interrupt controller, the interrupt controller is
more complex, and the fair-share feature does not work. If the service request lines are wire-
OR
’
ed, fair share works, but the host has to test each CD1865 in turn to see which one generated
the service request. To implement this method, simply connect the CD1865 address and data lines
in the usual manner.
5.5.8
Acknowledging Service Requests
As mentioned in
Section 5.5 on page 35
, two different methods are used to acknowledge a service
request. One method is hardware-based, and the other is software-based. The hardware-based
mechanism is a specific type of bus cycle that uses the ACKIN* and ACKOUT* signals and the in
the CD1865. An acknowledge cycle is defined where ACKIN* and DS* are active and CS* is
inactive. This method is used by processors that perform interrupt acknowledge cycles, such as the
680X0.
The software-based mechanism uses three registers
—
Receive Request Acknowledge register,
Transmit Request Acknowledge register, and Modem Request Acknowledge register. Reading any
of these registers has the effect of acknowledging a service request, and the data read is the
appropriate vector, that is, the contents of the Global Interrupt Request Vector register. The low-
three bits of this register are modified to indicate the specific type of interrupt being acknowledged.
If the host reads these registers when no service request is pending, either of two things can
happen. If daisy chaining of acknowledgments is enabled, the ACKOUT* pin of the CD1865
asserts. If daisy chaining is not enabled, the part supplies a vector with the low-three bits set to a
‘
0
’
. Thus, it is possible to
‘
fish
’
for service requests, that is, to acknowledge each CD1865 in turn
until a non-zero vector is received.
‘
Fishing
’
is not usually an efficient software technique, but can be useful in some circumstances.
For example, in systems that are normally interrupt-driven, but where interrupts are not available
for diagnostics or other reasons, the host can determine if a service request is pending by reading
the appropriate Request Acknowledge register. The CD1865 must be configured not to daisy chain;
in this case it returns a vector if a request is pending, or
‘
00
’
if no request is pending. The host can
try all three levels of request in turn. This method works for either single CD1865s or multiple
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD22100 | CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating) |
| CD22100E | CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating) |
| CD22100F | CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating) |
| CD22101 | CMOS 4 x 4 x 2 Crosspoint Switch with Control Memory |
| CD22101E | CMOS 4 x 4 x 2 Crosspoint Switch with Control Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD1865N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1865P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1866N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1866P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1867N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。