- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379803 > CD1865 (Intel Corp.) Intelligent Eight-Channel Communications Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | CD1865 |
| 廠商： | Intel Corp. |
| 英文描述： | Intelligent Eight-Channel Communications Controller |
| 中文描述： | 智能八通道通信控制器 |
| 文件頁(yè)數(shù)： | 87/150頁(yè) |
| 文件大?。?/td> | 871K |
| 代理商： | CD1865 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)當(dāng)前第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)
Intelligent Eight-Channel Communications Controller
—
CD1865
Datasheet
87
not less than 1.0 milliseconds. As shown in the Internal Operation Flow Chart,
Figure 4 on page 25
,
processing timer events is in the outer (lowest priority) loop of the CD1865 firmware. A timer tick
that is too short may result in two ticks occurring within one pass through the outer loop; this
would result in missing one tick. This is not fatal, but it would result in inaccurate timings.
8.8
Channel Initialization and Changes
Prior to enabling the individual channels, program the Channel registers with required channel
options and parameters such as character lengths, parity type, Receive FIFO thresholds, modem
signal detection levels, bit rates, and so on. When ready to begin, enable service requests.
Channel initialization is accomplished by first writing to the CAR register with the number of the
channel to be programmed. This channel number automatically becomes part of the address for
subsequent channel register programming. The host can use the same set of register addresses for
all channels, thus eliminating the need to calculate addresses.
Certain channel options are controlled by the three Channel Option registers. All changes to the
Channel Option registers must be accompanied by setting the appropriate Channel Option register
‘
changed
’
bits in the Channel Command register (CCR). The CD1865 processor regularly samples
the CCR for any value that is not a
‘
0
’
. If the CCR is not a
‘
0
’
, the CD1865 decodes the command
or commands, acts on them, and clears the CCR to signify completion of the commands. New
commands must not be issued until any existing commands have been completed.
8.9
Transmitting Data
When transmitting data, a service request is received when the Transmit FIFO is empty. The
number of the channel requesting service (for example, the one with the empty FIFO) is available
from the GCR. If there is more data to be sent, transfer up to 8 bytes to the FIFO. If no data is
available, disable the channel. The easiest way to accomplish this is by clearing the appropriate bit
in the Enable register (). When new data is available, re-enable the channel by the , and a new
service request for transmit data is received. At that time, transfer the data to the FIFO. Channels
can be enabled or disabled by giving enable and disable commands by the Channel Command
register (CCR), but it is a slower process.
In some cases, it is necessary to know when a channel has sent the last bit of the last character
rather than an empty FIFO. One example would be when changing bit rates. Two bits in the Enable
register (), TxMpty and TxRdy, control the exact conditions for generating a service request.
TxRdy indicates when the FIFO is empty, and TxMpty indicates when the last bit has been sent. It
is acceptable to have both bits set but proper operation is achieved by switching from the FIFO
empty status to the transmitter empty status when it is necessary to know that all data has been
completely sent. If they are set, the FIFO Empty Service Request always occurs first. If there is no
more data to be sent, the Transmitter Empty Service Request is received later, but in the mean time,
FIFO empty requests may also be received. Once the last bit of the last character has been sent, a
channel can be reconfigured.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD22100 | CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating) |
| CD22100E | CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating) |
| CD22100F | CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating) |
| CD22101 | CMOS 4 x 4 x 2 Crosspoint Switch with Control Memory |
| CD22101E | CMOS 4 x 4 x 2 Crosspoint Switch with Control Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD1865N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1865P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1866N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1866P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1867N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。