參數(shù)資料
型號: CD1865
廠商: Intel Corp.
英文描述: Intelligent Eight-Channel Communications Controller
中文描述: 智能八通道通信控制器
文件頁數(shù): 6/150頁
文件大?。?/td> 871K
代理商: CD1865
CD1865
Intelligent Eight-Channel Communications Controller
6
Datasheet
10.5.2 Unclocked Bus Interface ......................................................................136
Package Specifications
.......................................................................................145
Ordering Information
............................................................................................146
11.0
12.0
Index
.......................................................................................................................................147
Figures
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Functional Block Diagram .....................................................................................9
Internal Block Diagram........................................................................................22
Foreground/Background Internal Structure.........................................................24
Internal Operation Flow Chart.............................................................................25
Internal Service Acknowledge Decision Tree......................................................30
Internal Fair-Share Operation .............................................................................31
Receive Timer Operation ....................................................................................34
Three-Level Interrupt with Three-Level Acknowledge Example..........................38
Three-Level Interrupt with Single-Level Acknowledge Example.........................39
Single-Level Interrupt with Single-Level Acknowledge Example ........................40
Simple Software Polled Interface Example.........................................................41
Polled Code Sequence .......................................................................................42
Interrupt Code Sequence....................................................................................43
Internal Block Diagram........................................................................................46
2
Clock Option...................................................................................................47
............................................................................................................................48
Typical Unclocked Bus Interface.........................................................................53
Typical Clocked Bus Interface.............................................................................54
Incorrect VME Interface ......................................................................................56
Correct VME Interface.........................................................................................57
Bit Synchronization in CD1865 ...........................................................................58
Receive Operation ..............................................................................................59
No New Data Timer Logic...................................................................................67
Transmitter Operation .........................................................................................69
Receiver Flow-Control Logic...............................................................................73
Transmitter Flow-Control Logic...........................................................................76
Local and Remote Loopback Logic.....................................................................82
Initialization .........................................................................................................85
Clocked Bus Interface Reset.............................................................................130
Clocked Bus Interface Clocks...........................................................................131
Clocked Bus Interface Read Cycle,
Motorola
-Style Handshake...............................................................................131
Clocked Bus Interface Service Acknowledgment Cycle,
Motorola
-Style Handshake...............................................................................132
Clocked Bus Interface Write Cycle,
Motorola
-Style Handshake...............................................................................133
Clocked Bus Interface Read Cycle,
Intel
-Style Handshake ......................................................................................134
Clocked Bus Interface Service Acknowledgment Cycle,
Intel
-Style Handshake ......................................................................................135
Clocked Bus Interface Write Cycle, Intel
-Style Handshake..............................136
32
33
34
35
36
相關(guān)PDF資料
PDF描述
CD22100 CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating)
CD22100E CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating)
CD22100F CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating)
CD22101 CMOS 4 x 4 x 2 Crosspoint Switch with Control Memory
CD22101E CMOS 4 x 4 x 2 Crosspoint Switch with Control Memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CD1865N 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
CD1865P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
CD1866N 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
CD1866P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
CD1867N 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC