參數(shù)資料
型號(hào): CD1865
廠商: Intel Corp.
英文描述: Intelligent Eight-Channel Communications Controller
中文描述: 智能八通道通信控制器
文件頁(yè)數(shù): 18/150頁(yè)
文件大小: 871K
代理商: CD1865
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)
CD1865
Intelligent Eight-Channel Communications Controller
18
Datasheet
5.0
Functional Description
5.1
Introduction
The CD1865 I/O coprocessor controls eight full-duplex channels that transfer data at rates up to
115.2 kbps. The CD1865 efficiently moves data between the serial channels and the host, resulting
in a great improvement in system-level throughput and a reduction in overhead on the host CPU.
This improvement is obtained by reducing the number of service requests (interrupts) the host must
respond to and reducing the complexity and time required to handle each service request.
The CD1865 relies on a combination of features to reduce the number and complexity of service
requests. Most important are the buffers for transmit and receive data. Each serial channel has three
8-byte FIFOs
one each for transmit, receive, and receive-exception status. The Receive FIFOs
have programmable thresholds to minimize interrupt latency requirements. The vectored service
requests and the Good Data
interrupt allow the host system to immediately transfer data upon
beginning processing of a service request, without tedious checking of flags and error conditions.
The CD1865 is based on a high-performance, proprietary RISC processor architecture developed
by Intel specifically for data communications applications. The CD1865 processor executes all
instructions in one-clock cycle, and it uses a register window architecture to ensure zero-overhead
context switch for each type of internal interrupt. The instruction set of this processor is optimized
for bit-oriented tasks that combined with instantaneous response to sending or receiving one bit,
allow highly efficient processing of characters. All firmware for the CD1865 processor is
contained in an on-device ROM, and requires no user programming.
The CD1865 processor is assisted in its task by specialized peripheral logic. Serial data
transmission and reception is handled by
bit engines
. Each channel has a bit engine for
transmitting and another for receiving. While each engine handles all bit-level timing, bit-to-
character assembly is done in firmware. Bits are passed to the CD1865 processor by internal
interrupts over a special bus dedicated to this purpose. Special internal-interrupt context hardware
reduces overhead on internal interrupts to zero by pointing to the correct register window for every
possible context, and a unique Global Index register eliminates address calculations by always
pointing to the current channel. External service requests to the host system are also hardware
assisted. There is a queue for each of the three classes of external service requests, and the request/
acknowledgment mechanism is entirely in hardware to minimize response time.
The CD1865 processor assembles bits into characters, checks parity and formatting parameters,
and stores the data in the FIFOs as required. FIFOs are maintained as RAM-based structures, and
both the local CD1865 processor and the host access them by Pointer registers by an Indexed
Addressing mode.
The CD1865 communicates with the host by service requests and service acknowledgments.
Service requests can be handled either as interrupts or by polling. Regardless of the method used,
the CD1865 has features to minimize both the number of requests to be serviced and the time
required to service them. The number of service requests is reduced by the FIFOs since a service
request is required only every eight characters. To reduce the time required per request, the
CD1865 supplies separate vectors for four different types of service requests. This reduces the time
required by the host CPU to determine what action to take. For example, there is a unique vector
for Good Data so that the host wastes no time checking status bits for error conditions. If there is an
error condition, the CD1865 supplies a unique vector pointing to the error-handling routine. Other
vectors report transmit status and modem signal change.
相關(guān)PDF資料
PDF描述
CD22100 CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating)
CD22100E CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating)
CD22100F CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating)
CD22101 CMOS 4 x 4 x 2 Crosspoint Switch with Control Memory
CD22101E CMOS 4 x 4 x 2 Crosspoint Switch with Control Memory
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CD1865N 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
CD1865P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
CD1866N 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
CD1866P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
CD1867N 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC