- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379803 > CD1865 (Intel Corp.) Intelligent Eight-Channel Communications Controller PDF資料下載
參數(shù)資料
| 型號： | CD1865 |
| 廠商： | Intel Corp. |
| 英文描述： | Intelligent Eight-Channel Communications Controller |
| 中文描述： | 智能八通道通信控制器 |
| 文件頁數(shù)： | 59/150頁 |
| 文件大小： | 871K |
| 代理商： | CD1865 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁當(dāng)前第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁
Intelligent Eight-Channel Communications Controller
—
CD1865
Datasheet
59
An overrun condition occurs when the new data arrives, but the Receive FIFO and the Receive
Holding register are both full. The new data is lost and the overrun indication is flagged on the
character in the Holding register. That character and its status including the overrun indication is
eventually transferred to the host by a Receive Exception Service Request. Note that this character
is good, and is the last character received before the overrun occurred.
Receiver Service Requests are enabled or disabled by the Receive Data bit in the Enable register
(). Receive Data bit, when set to a
‘
1
’
, enables service requests to be asserted for the above causes.
The Prescaler Period Counter is a 16-bit counter clocked by the system clock. If the system clock is
a 33-MHz clock, the maximum count establishes a clock tick every 1.9859 ms. The Prescaler
Period should be set to generate a minimum tick period of 1.0 ms. The Receive Time-out Counter
is an 8-bit counter decremental on every tick of the Prescaler Period Counter. At the maximum
count per tick, the maximum time-out period is 0.506 seconds.
The Receive Time-out is always enabled to transfer data when the Receive Data Service Request is
enabled. From the system applications view-point, this time-out function is important for
asynchronous data transmission. This is especially true when a FIFO is in use and a service request
threshold for the FIFO is set greater than one character. The Timer Service Request eliminates long
response times when excessive delay between characters occurs caused either by the remote
operator or due to the line being disabled. The
‘
No New Data
’
Timer Service request, which occurs
after all data is transferred to the host, may be used to manage transfers from the host
’
s receive data
buffers.
Figure 22. Receive Operation
RECEIVER SHIFT REGISTER
RECEIVER HOLDING REGISTER
FULL/
EMPTY
BIT
RECEIVER
FIFO
RECEIVE DATA COUNT REGISTER
BACKGROUND CODE:
H.R.-TO-FIFO TRANSFER, FLOW
CONTROL, OTHER FEATURES
(POLLING LOOP)
FOREGROUND CODE:
BIT ASSEMBLY,
S.R.-TO-H.R. TRANSFER
(INTERRUPT-DRIVEN)
DTR
OUT
DSR
IN
RECEIVE
STATUS
FIFO
RECEIVER
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CD22100 | CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating) |
| CD22100E | CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating) |
| CD22100F | CMOS 4 x 4 Crosspoint Switch with Control Memory High-Voltage Type (20V Rating) |
| CD22101 | CMOS 4 x 4 x 2 Crosspoint Switch with Control Memory |
| CD22101E | CMOS 4 x 4 x 2 Crosspoint Switch with Control Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD1865N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1865P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1866N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1866P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| CD1867N | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。