- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385894 > SYM53C810A (LSI Corporation) PCI-SCSI I/O Processor(PCI-SCSI I/O接口處理器) PDF資料下載
參數(shù)資料
| 型號： | SYM53C810A |
| 廠商： | LSI Corporation |
| 英文描述： | PCI-SCSI I/O Processor(PCI-SCSI I/O接口處理器) |
| 中文描述： | 的PCI -的SCSI I / O處理器（個PCI -的SCSI的I / O接口處理器） |
| 文件頁數(shù)： | 65/188頁 |
| 文件大小： | 1120K |
| 代理商： | SYM53C810A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁當前第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁
Operating Registers
SYM53C810A Data Manual
5-7
Register 01 (81)
SCSI Control One (SCNT L1)
Read/Write
Bit 7
E X C (E xtra clock cycle of data
setup)
When this bit is set, an extra clock period of
data setup is added to each SCSI data send
transfer. T he extra data setup time can provide
additional system design margin, though it will
affect the SCSI transfer rates. Clearing this bit
disables the extra clock cycle of data setup
time. Setting this bit only affects SCSI send
operations.
Bit 6
ADB (Assert SCSI data bus)
When this bit is set, the SYM53C810A drives
the contents of the SCSI Output Data Latch
Register (SODL) onto the SCSI data bus.
When the SYM53C810A is an initiator, the
SCSI I/O signal must be inactive to assert the
SODL contents onto the SCSI bus. When the
SYM53C810A is a target, the SCSI I/O signal
must be active for the SODL contents to be
asserted onto the SCSI bus. T he contents of
the SODL register can be asserted at any time,
even before the SYM53C810A is connected to
the SCSI bus. T his bit should be cleared when
executing SCSI SCRIPT S. It is normally used
only for diagnostics testing or operation in low
level mode.
Bit 5
DHP (Disable Halt on Parity E rror
or AT N) (Target Only)
T he DHP bit is only defined for target role.
When this bit is cleared, the SYM53C810A
halts the SCSI data transfer when a parity error
is detected or when the SAT N/ signal is
asserted. If SAT N/ or a parity error is received
in the middle of a data transfer, the
SYM53C810A may transfer up to three addi-
tional bytes before halting to synchronize
between internal core cells. During synchro-
nous operation, the SYM53C810A transfers
data until there are no outstanding synchro-
nous offsets. If the SYM53C810A is receiving
data, any data residing in the DMA FIFO is
sent to memory before halting.
When this bit is set, the SYM53C810A does
not halt the SCSI transfer when SAT N/ or a
parity error is received.
Bit 4
CON (Connected)
T his bit is automatically set any time the
SYM53C810A is connected to the SCSI bus
as an initiator or as a target. It is set after the
SYM53C810A successfully completes arbitra-
tion or when it has responded to a bus initiated
selection or reselection. T his bit is also set after
the chip wins simple arbitration when operat-
ing in low level mode. When this bit is clear,
the SYM53C810A is not connected to the
SCSI bus.
T he CPU can force a connected or discon-
nected condition by setting or clearing this bit.
T his feature would be used primarily during
loopback mode.
Bit 3
RST (Assert SCSI RST / signal)
Setting this bit asserts the SRST / signal. T he
SRST / output remains asserted until this bit is
cleared. T he 25
μ
s minimum assertion time
defined in the SCSI specification must be
timed out by the controlling microprocessor or
a SCRIPT S loop.
Bit 2
AE SP (Assert even SCSI parity
(force bad parity))
When this bit is set, the SYM53C810A asserts
even parity. It forces a SCSI parity error on
each byte sent to the SCSI bus from the
SYM53C810A. If parity checking is enabled,
then the SYM53C810A checks data received
for odd parity. T his bit is used for diagnostic
testing and should be clear for normal opera-
tion. It can be used to generate parity errors to
test error handling functions.
EXC
7
ADB
6
DHP
5
CON
4
RST
3
AESP
2
IARB
1
SST
0
Default>>>
0
0
0
0
0
0
0
0
相關PDF資料 |
PDF描述 |
|---|---|
| SYM53C825A | PCI-SCSI I/O Processor(PCI-SCSI I/O接口處理器) |
| SYM53C825AE | PCI-SCSI I/O Processor(PCI-SCSI I/O接口處理器) |
| SYM53C860 | Single-Chip High-Performance PCI-Ultra SCSI (Fast-20) I/O Processor(單片、高性能PCI-超級SCSI (Fast-20) I/O 處理器) |
| SYM53C875 | PCI-Ultra SCSI I/O Processor(PCI-Ultra SCSI I/O處理器) |
| SYM53C875E | PCI-Ultra SCSI I/O Processor(PCI-Ultra SCSI I/O 處理器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SYM53C876E(PBGA) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SCSI Bus Interface/Controller |
| SYM53C876E(PQFP) | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SCSI Bus Interface/Controller |
| SYM53C885 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| SYM53C896 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BUS CONTROLLER |
| SYM-63LH+ | 制造商:MINI 制造商全稱:Mini-Circuits 功能描述:Frequency Mixer |
發(fā)布緊急采購，3分鐘左右您將得到回復。