參數(shù)資料
型號(hào)： SYM53C810A
廠商： LSI Corporation
英文描述： PCI-SCSI I/O Processor(PCI-SCSI I/O接口處理器)
中文描述： 的PCI -的SCSI I / O處理器（個(gè)PCI -的SCSI的I / O接口處理器）
文件頁(yè)數(shù)： 35/188頁(yè)
文件大?。?/td> 1120K
代理商： SYM53C810A
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)當(dāng)前第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)
Functional Description
Interrupt Handling
SYM53C810A Data Manual
2-13
Interrupt Handling
T he SCRIPT S processor in the SYM53C810A
performs most functions independently of the host
microprocessor. However, certain interrupt situa-
tions must be handled by the external micropro-
cessor. T his section explains all aspects of
interrupts as they apply to the SYM53C810A.
Polling and
Hardware Interrupts
T he external microprocessor is informed of an
interrupt condition by polling or hardware inter-
rupts. Polling means that the microprocessor must
continually loop and read a register until it detects
a bit set that indicates an interrupt. T his method is
the fastest, but it wastes CPU time that could be
used for other system tasks. T he preferred method
of detecting interrupts in most systems is hardware
interrupts. In this case, the SYM53C810A will
assert the Interrupt Request (IRQ/) line that will
interrupt the microprocessor, causing the micro-
processor to execute an interrupt service routine. A
hybrid approach would use hardware interrupts for
long waits, and use polling for short waits.
Registers
T he registers in the SYM53C810A that are used
for detecting or defining interrupts are the ISTAT,
SIST 0, SIST 1, DSTAT, SIEN0, SIEN1,
DCNT L, and DIEN.
ISTAT
T he ISTAT is the only register that can be
accessed as a slave during SCRIPT S operation,
therefore it is the register that is polled when
polled interrupts are used. It is also the first regis-
ter that should be read when the IRQ/ pin has been
asserted in association with a hardware interrupt.
T he INT F (Interrupt on the Fly) bit should be the
first interrupt serviced. It must be written to one to
be cleared. T his interrupt must be cleared before
servicing any other interrupts. If the SIP bit in the
ISTAT register is set, then a SCSI-type interrupt
has occurred and the SIST 0 and SIST 1 registers
should be read. If the DIP bit in the ISTAT regis-
ter is set, then a DMA-type interrupt has occurred
and the DSTAT register should be read. SCSI-
type and DMA-type interrupts may occur simulta-
neously, so in some cases both SIP and DIP may
be set.
SIST 0 and SIST 1
T he SIST 0 and SIST 1 registers contain the SCSI-
type interrupt bits. Reading these registers will
determine which condition or conditions caused
the SCSI-type interrupt, and will clear that SCSI
interrupt condition. If the SYM53C810A is receiv-
ing data from the SCSI bus and a fatal interrupt
condition occurs, the SYM53C810A will attempt
to send the contents of the DMA FIFO to memory
before generating the interrupt. If the
SYM53C810A is sending data to the SCSI bus
and a fatal SCSI interrupt condition occurs, data
could be left in the DMA FIFO. Because of this
the DMA FIFO Empty (DFE) bit in DSTAT
should be checked. If this bit is clear, set the CLF
(Clear DMA FIFO) and CSF (Clear SCSI FIFO)
bits before continuing. T he CLF bit is bit 2 in
CT EST 3. T he CSF bit is bit 1 in ST EST 3.
DSTAT
T he DSTAT register contains the DMA-type
interrupt bits. Reading this register will determine
which condition or conditions caused the DMA-
type interrupt, and will clear that DMA interrupt
condition. T he DFE bit, bit 7 in DSTAT, is purely
a status bit; it will not generate an interrupt under
any circumstances and will not be cleared when
read. DMA interrupts will flush neither the DMA
nor SCSI FIFOs before generating the interrupt,
so the DFE bit in the DSTAT register should be
checked after any DMA interrupt. If the DFE bit
is clear, then the FIFOs must be cleared by setting
the CLF (Clear DMA FIFO) and CSF (Clear
SCSI FIFO) bits, or flushed by setting the FLF
(Flush DMA FIFO) bit.
相關(guān)PDF資料
PDF描述
SYM53C825A PCI-SCSI I/O Processor(PCI-SCSI I/O接口處理器)
SYM53C825AE PCI-SCSI I/O Processor(PCI-SCSI I/O接口處理器)
SYM53C860 Single-Chip High-Performance PCI-Ultra SCSI (Fast-20) I/O Processor(單片、高性能PCI-超級(jí)SCSI (Fast-20) I/O 處理器)
SYM53C875 PCI-Ultra SCSI I/O Processor(PCI-Ultra SCSI I/O處理器)
SYM53C875E PCI-Ultra SCSI I/O Processor(PCI-Ultra SCSI I/O 處理器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SYM53C876E(PBGA) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SCSI Bus Interface/Controller
SYM53C876E(PQFP) 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SCSI Bus Interface/Controller
SYM53C885 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
SYM53C896 制造商:未知廠家 制造商全稱:未知廠家 功能描述:BUS CONTROLLER
SYM-63LH+ 制造商:MINI 制造商全稱:Mini-Circuits 功能描述:Frequency Mixer
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*