APPENDIX I/O MAP
EPSON
S1C33T01 FUNCTION PART
B-APPENDIX-30
Name
Address
Register name
Bit
Function
Setting
Init.
R/W
Remarks
0x0 to 0xFF
I2CTD07
I2CTD06
I2CTD05
I2CTD04
I2CTD03
I2CTD02
I2CTD01
I2CTD00
D7
D6
D5
D4
D3
D2
D1
D0
Single-master I2C-bus Ch.0
transmit data
I2CTD07 = MSB
I2CTD00 = LSB
0
R/W Initialized by software
reset
0040320
(B)
Single-master
I2C-bus Ch.0
transmit data
register
0x0 to 0xFF
I2CRD07
I2CRD06
I2CRD05
I2CRD04
I2CRD03
I2CRD02
I2CRD01
I2CRD00
D7
D6
D5
D4
D3
D2
D1
D0
Single-master I2C-bus Ch.0
receive data
I2CRD07 = MSB
I2CRD00 = LSB
0
R
Initialized by software
reset
0040321
(B)
Single-master
I2C-bus Ch.0
receive data
register
–
I2CSR0
CLKW0
TACK0
TRNS02
TRNS01
TRNS00
D7–6
D5
D4
D3
D2
D1
D0
reserved
Ch.0 dual-wavelength reset
Ch.0 clock wait
Ch.0 transmit ACK signal
Ch.0 operate command
TRNS0[2:0]
–
Transfer mode
Generate start condition
Generate stop condition
Receive data
Transfer data
Dummy DMA send mode
Dummy DMA receive mode
Clear error flag
–
0
–
R/W
0 when being read.
Initialized by software reset
0040322
(B)
1 Reset
0 Clear
1 On
0 Off
1
0 NACK
Single-master
I2C-bus Ch.0
control
register
0
1
0
1
0
1
0
1
0
1
Other values
ACK
RUN0
–
SSDA0
SSCL0
UB0
BB0
EH0
CMP0
D7
D6
D5
D4
D3
D2
D1
D0
Command operating state
reserved
SDA0 status
SCL0 status
Ch.0 bus usage state
I2C-bus usage state
Ch.0 error flag
Ch.0 transmit command complete
0
–
X
0
R
–
R
Initialized by software reset
0 when being read.
Initialized by software reset
0040323
(B)
1 Executing
0 Standby
1 High
0 Low
1 High
0 Low
1 Bus in use
0 Bus not in use
1 I2C-bus in use 0 I2C-bus free
1 Error
0 Normal
1 Done
0
Single-master
I2C-bus Ch.0
status
register
–
Wait for complete
or idle
–
RACK0
CMS0
DMS0
SPD0
STD0
D7–5
D4
D3
D2
D1
D0
reserved
Ch.0 receive ACK signal
Ch.0 clock mismatch
Ch.0 data mismatch
Ch.0 stop condition
Ch.0 start condition
–
0
–
R
0 when being read.
Initialized by software reset
0040324
(B)
1 Error
0 No error
1 Detected
0 Not detected
1 Detected
0 Not detected
1 Detected
0 Not detected
1 Detected
0 Not detected
Single-master
I2C-bus Ch.0
error status
register
–
IS_EH0
IS_CMP0
IC_EH0
IC_CMP0
D7–4
D3
D2
D1
D0
reserved
Ch.0 interrupt error status
Ch.0 interrupt complete status
Ch.0 error interrput
Ch.0 complete interrupt
–
0
–
R/W
0 when being read.
Initialized by software reset
0040325
(B)
Single-master
I2C-bus Ch.0
interrupt
control/status
register
1 Factor generated 0 No factor generated
1 Enabled
0 Disabled
1 Enabled
0 Disabled
–
NIS_P03
NIS_P02
NIS_P01
NIS_P00
D7-4
D3
D2
D1
D0
reserved
Ch.0 noise filter
clock division ratio setting
–
0
–
R/W
0 when being read.
θ: selected by
Prescaler clock select
register (0x40181)
0040326
(B)
Single-master
I2C-bus Ch.0
noise filter
clock (NCLK0)
divisor
register
1
0
1
0
NIS_P0[3:0]
Division ratio
θ/60
θ/56
θ/52
θ/48
θ/44
θ/40
θ/36
θ/32
θ/28
θ/24
θ/20
θ/16
θ/12
θ/8
θ/4
θ/2
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0