1
OUTLINE
A-10
EPSON
S1C33T01 PRODUCT PART
Table 1.3.3
List of Pins for Internal Peripheral Circuits (continue)
Pin name
Pin No.
I/O
I/O Level
Pull-
up
Power
supply
Function
P20
#DRD
50
I/O CMOS/LVTTL
SCHMITT
-
B
P20:
I/O port when CFP20 (D0/0x402D8) = "0"(default)
#DRD:
DRAM read signal output for successive RAS mode when
CFP20 (D0/0x402D8) = "1"
P21
#DWE
#GAAS
49
I/O CMOS/LVTTL
-
B
P21:
I/O port when CFP21 (D1/0x402D8) = "0" and CFEX2
(D2/0x402DF) = "0"(default)
#DWE:
DRAM write signal output for successive RAS mode when
CFP21 (D1/0x402D8) = "1" and CFEX2 (D2/0x402DF)="0"
#GAAS:
Area address strobeoutput for GA when CFEX2(D2/0x402DF)
= "1"
P22
TM0
176
I/O CMOS/LVTTL
SCHMITT
-
H
P22:
I/O port when CFP22 (D2/0x402D8) = "0" (default)
TM0:
16-bit timer 0 output when CFP22 (D2/0x402D8) = "1"
P23
TM1
175
I/O CMOS/LVTTL
SCHMITT
-
H
P23:
I/O port when CFP23 (D3/0x402D8) = "0" (default)
TM1:
16-bit timer 1 output when CFP23 (D3/0x402D8) = "1"
P24
TM2
174
I/O CMOS/LVTTL
SCHMITT
-
H
P24:
I/O port when CFP24 (D4/0x402D8) = "0" (default)
TM2:
16-bit timer 2 output when CFP24 (D4/0x402D8) = "1"
P25
TM3
173
I/O CMOS/LVTTL
SCHMITT
-
H
P25:
I/O port when CFP25 (D5/0x402D8) = "0" (default)
TM3:
16-bit timer 3 output when CFP25 (D5/0x402D8) = "1"
P26
TM4
172
I/O CMOS/LVTTL
SCHMITT
-
H
P26:
I/O port when CFP26 (D6/0x402D8) = "0" (default)
TM4:
16-bit timer 4 output when CFP26 (D6/0x402D8) = "1"
P27
TM5
171
I/O CMOS/LVTTL
SCHMITT
-
H
P27:
I/O port when CFP27 (D7/0x402D8) = "0" (default)
TM5:
16-bit timer 5 output when CFP27 (D7/0x402D8) = "1"
P30
#WAIT
#CE4&5
48
I/O CMOS/LVTTL
SCHMITT
-
B
P30:
I/O port when CFP30 (D0/0x402DC) = "0"(default)
#WAIT:
Wait cycle request input when CFP30 (D0/0x402DC) = "1"
#CE4&5:
Area 4 and 5 chip enable when CFP30 (D0/0x402DC) = "1"
and IOC30 (D0/0x402DE) = "1"
P31
#BUSGET
#GARD
47
I/O CMOS/LVTTL
SCHMITT
-
B
P31:
I/O port when CFP31 (D1/0x402DC) = "0" and CFEX3
(D3/0x402DF) = "0"
#BUSGET:
Bus status monitor signal output for bus request when CFP31
(D0/0x402DC) = "1" and CFEX3 (D3/0x402DF) = "0"
#GARD:
Area read signal output GA when CFEX3 (D3/0x402DF) = "1"
P32
#DMAACK0
24
I/O CMOS/LVTTL
SCHMITT
-
H
P32:
I/O port when CFP32 (D2/0x402DC) = "0" (default)
#DMAACK0: HSDMA Ch.0 acknowledge output when CFP32
(D2/0x402DC) = "1"
P33
#DMAACK1
23
I/O CMOS/LVTTL
SCHMITT
-
H
P33:
I/O port when CFP33 (D3/0x402DC) = "0" (default)
#DMAACK1: HSDMA Ch. 1 acknowledge output when CFP33 (D3/
0x402DC) = "1"
P34
#BUSREQ
#CE6
46
I/O CMOS/LVTTL
SCHMITT
-
B
P34:
I/O port when CFP34 (D4/0x402DC) = "0" (default)
#BUSREQ:
Bus release request input when CFP34 (D4/0x402DC) = "1"
#CE6:
Area 6 chip enable when CFP34 (D4/0x402DC) = "1" and
IOC34 (D4/0x402DE) = "1"
P35
#BUSACK
45
I/O CMOS/LVTTL
SCHMITT
-
B
P35:
I/O port when CFP35 (D5/0x402DC) = "0" (default)
#BUSACK:
Bus release request input when CFP35 (D5/0x402DC) = "1"
P40
SIN2
13
I/O CMOS/LVTTL
SCHMITT
-
H
P40:
I/O port when CFP40 (D0/0x40300) = "0" (default)
SIN2:
Serial I/F Ch. 2 data input when CFP40 (D0/0x40300) = "1"
P41
SOUT2
12
I/O CMOS/LVTTL
SCHMITT
-
H
P41:
I/O port when CFP41 (D1/0x40300) = "0" (default)
SOUT2:
Serial I/F Ch. 2 data output when CFP41 (D3/0x40300) = "1"
P42
#SCLK2
11
I/O CMOS/LVTTL
SCHMITT
-
H
P42:
I/O port when CFP42 (D2/0x40300) = "0" (default)
#SCLK2:
Serial I/F Ch. 2 clock I/O when CFP42 (D2/0x40300) = "1"
P43
#SRDY2
10
I/O CMOS/LVTTL
SCHMITT
-
H
P43:
I/O port when CFP43 (D3/0x40300) = "0" (default)
#SRDY2:
Serial I/F Ch. 2 ready signal I/O when CFP43 (D4/0x40300)=
"1"
P44
SIN3
8
I/O CMOS/LVTTL
SCHMITT
-
H
P44:
I/O port when CFP44 (D4/0x40300) = "0" (default)
SIN3:
Serial I/F Ch. 3 data input when CFP44 (D4/0x40300) = "1"
P45
SOUT3
7
I/O CMOS/LVTTL
SCHMITT
-
H
P45:
I/O port when CFP45 (D5/0x40300) = "0" (default)
SOUT3:
Serial I/F Ch. 3 data output when CFP45 (D5/0x40300) = "1"
P46
#SCLK3
6
I/O CMOS/LVTTL
SCHMITT
-
H
P46:
I/O port when CFP46 (D6/0x40300) = "0" (default)
#SCLK3:
Serial I/F Ch. 3 clock I/O when CFP46 (D6/0x40300) = "1"