III PERIPHERAL BLOCK: INPUT/OUTPUT PORTS
S1C33T01 FUNCTION PART
EPSON
B-III-10-23
SPTEX7–SPTEX0: FPT7 to FPT0 interrupt input port selection expansion
(D[7:0])/Port input interrupt selection expansion register (0x40306)
SPT71–SPT70:
FPT7 interrupt input port selection (D[7:6]) / Port input interrupt select register 2 (0x402C7)
SPT61–SPT60:
FPT6 interrupt input port selection (D[5:4]) / Port input interrupt select register 2 (0x402C7)
SPT51–SPT50:
FPT5 interrupt input port selection (D[3:2]) / Port input interrupt select register 2 (0x402C7)
SPT41–SPT40:
FPT4 interrupt input port selection (D[1:0]) / Port input interrupt select register 2 (0x402C7)
SPT31–SPT30:
FPT3 interrupt input port selection (D[7:6]) / Port input interrupt select register 1 (0x402C6)
SPT21–SPT20:
FPT2 interrupt input port selection (D[5:4]) / Port input interrupt select register 1 (0x402C6)
SPT11–SPT10:
FPT1 interrupt input port selection (D[3:2]) / Port input interrupt select register 1 (0x402C6)
SPT01–SPT00:
FPT0 interrupt input port selection (D[1:0]) / Port input interrupt select register 1 (0x402C6)
Select an input pin for port interrupt generation.
Table 10.11
Selecting Pins for Port Input Interrupts
Interrupt
SPTEX=0 settings
SPTEX=1
system
11
10
01
00
FPT7
P27
P07
P33
K67
P67
FPT6
P26
P06
P32
K66
P66
FPT5
P25
P05
P31
K65
P65
FPT4
P24
P04
K54
K64
P64
FPT3
P23
P03
K53
K63
P63
FPT2
P22
P02
K52
K62
P62
FPT1
P21
P01
K51
K61
P61
FPT0
P20
P00
K50
K60
P60
At cold start, SPT is set to "00". At hot start, SPT retains its state from prior to the initial reset.
SPPT15–SPPT8: Input polarity selection (D[7:0]) / Port interrupt input polarity select register (0x40310)
SPPT7–SPPT0: Input polarity selection (D[7:0]) / Port interrupt input polarity select register (0x402C8)
Selects input signal porarity for port interrupt generation.
Write "1": High level or Rising edge
Write "0": Low level or Falling edge
Read: Valid
SPPTx is the input polarity select bit corresponding to the FPTx interrupt. When SPPTx is set to "1", the FPTx
interrupt will be generated by a high level input or at the rising edge. When SPPTx is set to "0", the interrupt will be
generated by a low level input or at the falling edge. An edge or a level interrupt is selected by the SEPTx bit.
At cold start, SPPT is set to "0" (low level). At hot start, SPPT retains its state from prior to the initial reset.
SEPT15–SEPT8: Edge/level selection (D[7:0]) / Port interrupt edge/level select register (0x40311)
SEPT7–SEPT0: Edge/level selection (D[7:0]) / Port interrupt edge/level select register (0x402C9)
Selects an edge trigger or a level trigger for port interrupt generation.
Write "1": Edge
Write "0": Level
Read: Valid
SEPTx is the edge/level select bit corresponding to the FPTx interrupt. When SEPTx is set to "1", the FPTx interrupt
will be generated at the signal edge. Either falling edge or rising edge can be selected by the SPPTx bit. When SEPTx
is set to "0", the interrupt will be generated by the level (high or low) specified with the SPPTx bit.
At cold start, SEPT is set to "0" (level). At hot start, SEPT retains its state from prior to the initial reset.