1
OUTLINE
A-6
EPSON
S1C33T01 PRODUCT PART
1.3.2 Pin Functions
Table 1.3.1
List of Pins for Power Supply System
Pin name
Pin No.
I/O
I/O Level
Pull-
up
Power
supply
Function
VDD
31,68,
110,157
-
L
Power supply (+) for the internal logic
VSS
9,25,34,
53,63,73,
104,124,
140,154,
164
-
Power supply (-); GND
VDDE
18,120,
147
-
H
Power supply (+) for the I/O block
AVDDE
44
-
A
Analog system power supply (+); AVDDE = VDDE
BVDDE
58,78,
97,116
-
B
Bus power supply (+)
Table 1.3.2
List of Pins for External Bus Interface Signals
Pin name
Pin No.
I/O
I/O Level
Pull-
up
Power
supply
Function
A0
#BSL
71
O
CMOS/LVTTL
-
B
A0:
Address bus (A0) when SBUSST(D3/0x4812E) = "0" (default)
#BSL:
Bus strobe (low byte) signal when SBUSST(D3/0x4812E) = "1"
A[23:1]
72,74-77,
79-96
I/O CMOS/LVTTL
-
B
Address bus (A1 to A23)
D[15:0]
98-103,
105-109,
111-115
O
CMOS/LVTTL
-
B
Data bus (D0 to D15)
#CE10EX
61
O
CMOS/LVTTL
-
B
Area 10 chip enable for external memory
* When CEFUNC[1:0] = "1x", this pin outputs #CE9+#CE10EX signal.
#CE10IN
60
O
-
B
Area 10 chip enable for internal ROM emulation memory
#CE9
#CE17
51
O
CMOS/LVTTL
-
B
#CE9:
Area 9 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "00"
(default)
#CE17: Area 17 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "01"
* When CEFUNC[1:0] = "1x", this pin outputs #CE17+#CE18 signal.
#CE8
#RAS1
#CE14
#RAS3
52
O
CMOS/LVTTL
-
B
#CE8:
Area 8 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "00"
and A8DRA(D8/0x48128) = "0" (default)
#RAS1: Area 8 DRAM row strobe when CEFUNC[1:0](D[A:9])/0x48130)
= "00" and A8DRA(D8/0x48128) = "1"
#CE14: Area 14 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "01"
or "1x" and A14DRA(D8/0x48122) = "0"
#RAS3: Area 14 DRAM row strobe when
CEFUNC[1:0](D[A:9])/0x48130)
= "01" or "1x" and A14DRA(D8/0x48122) = "1"
#CE7
#RAS0
#CE13
#RAS2
54
O
CMOS/LVTTL
-
B
#CE7:
Area 7 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "00"
and A7DRA(D7/0x48128) = "0" (default)
#RAS0: Area 7 DRAM row strobe when
CEFUNC[1:0](D[A:9])/0x48130)
= "00" and A7DRA(D7/0x48128) = "1"
#CE13: Area 13 chip enable when
CEFUNC[1:0](D[A:9])/0x48130) = "01"
or "1x" and A13DRA(D7/0x48122) = "0"
#RAS2: Area 13 DRAM row strobe when
CEFUNC[1:0](D[A:9])/0x48130)
= "01" or "1x" and A13DRA(D7/0x48122) = "1"
#CE6
55
O
CMOS/LVTTL
-
B
Area 6 chip enable
* When CEFUNC[1:0] = "1x", this pin outputs #CE7+#CE8 signal.
#CE5
#CE15
56
O
CMOS/LVTTL
-
B
#CE5:
Area 5 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "00"
(default)
#CE15: Area 15 chip enable when CEFUNC[1:0](D[A:9])/0x48130) = "01"
* When CEFUNC[1:0] = "1x", this pin outputs #CE15+#CE16 signal.