TM Family Datasheet Page 36 of 81 June 2009 – " />
參數(shù)資料
型號： PI7C9X20505GPBNDE
廠商： Pericom
文件頁數(shù)： 30/81頁
文件大小： 0K
描述： IC PCIE PACKET SWITCH 256BGA
產(chǎn)品變化通告： Copper Wire Change 26/Sept/2011
標準包裝： 90
系列： GreenPacket™
應(yīng)用： 封裝開關(guān)，5 端口/5 線道
接口： PCI Express
封裝/外殼： 256-BGA
供應(yīng)商設(shè)備封裝： 256-PBGA（17x17）
包裝： 托盤
安裝類型： 表面貼裝
PI7C9X20505GP
5Port-5Lane PCI Express Switch
GreenPacket
TM Family
Datasheet
Page 36 of 81
June 2009 – Revision 1.5
Pericom Semiconductor
7.2.4
PRIMARY STATUS REGISTER – OFFSET 04h
BIT
FUNCTION
TYPE
DESCRIPTION
18:16
Reserved
RO
Reset to 000b.
19
Interrupt Status
RO
Indicates that an INTx Interrupt Message is pending internally to the device.
In the Switch, the forwarding of INTx messages from the downstream device
of the Switch port is not reflected in this bit. Must be hardwired to 0b.
20
Capabilities List
RO
Set to 1 to enable support for the capability list (offset 34h is the pointer to
the data structure).
Reset to 1b.
21
66MHz Capable
RO
Does not apply to PCI Express. Must be hardwired to 0b.
22
Reserved
RO
Reset to 0b.
23
Fast Back-to-Back
Capable
RO
Does not apply to PCI Express. Must be hardwired to 0b.
24
Master Data Parity
Error
RWC
Set to 1 (by a requester) whenever a Parity error is detected or forwarded on
the primary side of the port in a Switch.
If the Parity Error Response Enable bit is cleared, this bit is never set.
Reset to 0b.
26:25
DEVSEL# timing
RO
Does not apply to PCI Express. Must be hardwired to 0b.
27
Signaled Target
Abort
RO
Set to 1 (by a completer) whenever completing a request on the primary side
using the Completer Abort Completion Status.
Reset to 0b.
28
Received Target
Abort
RO
Set to 1 (by a requestor) whenever receiving a Completion with Completer
Abort Completion Status on the primary side.
Reset to 0b.
29
Received Master
Abort
RO
Set to 1 (by a requestor) whenever receiving a Completion with Unsupported
Request Completion Status on primary side.
Reset to 0b.
30
Signaled System
Error
RWC
Set to 1 when the Switch sends an ERR_FATAL or ERR_NONFATAL
Message, and the SERR Enable bit in the Command register is 1.
Reset to 0b.
31
Detected Parity Error
RWC
Set to 1 whenever the primary side of the port in a Switch receives a Poisoned
TLP.
Reset to 0b.
7.2.5
REVISION ID REGISTER – OFFSET 08h
BIT
FUNCTION
TYPE
DESCRIPTION
7:0
Revision
RO
Indicates revision number of device. Hardwired to 01h.
7.2.6
CLASS CODE REGISTER – OFFSET 08h
BIT
FUNCTION
TYPE
DESCRIPTION
15:8
Programming
Interface
RO
Read as 00h to indicate no programming interfaces have been defined for
PCI-to-PCI Bridges.
23:16
Sub-Class Code
RO
Read as 04h to indicate device is a PCI-to-PCI Bridge.
31:24
Base Class Code
RO
Read as 06h to indicate device is a Bridge device.
相關(guān)PDF資料
PDF描述
PI7C9X20508GPBNDE IC PCIE PACKET SWITCH 256BGA
PI7C9X440SLBFDE IC PCIE-TO-USB 2.0 CTRLR 128LQFP
PI7C9X442SLBFDE IC PCIE-TO-USB2.0 SWIDGE 128LQFP
PI7C9X7952AFDE IC PCIE-TO-UART BRIDGE 128LQFP
PI7C9X7954AFDE IC PCIE-TO-UART BRIDGE 128LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C9X20508GPANDE 制造商:Pericom Semiconductor Corporation 功能描述:5-PORT, 8-LANE, GREENPACKET- PCIE PACKET SWITCH - Rail/Tube
PI7C9X20508GPBEVB 制造商:Pericom Semiconductor Corporation 功能描述:EVAL BOARD - Boxed Product (Development Kits)
PI7C9X20508GPBNDE 功能描述:外圍驅(qū)動器與原件 - PCI 5port 8lane PCIe PacketSwitch RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C9X20508GPNDE 制造商:Pericom Semiconductor Corporation 功能描述:5-PORT, 8-LANE, GREENPACKET- PCIE PACKET SWITCH - Trays
PI7C9X2G303ELAEVB 制造商:Pericom Semiconductor Corporation 功能描述:Switch IC Development Tools Eval Kit for PI7C9X2G303ELA
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*