- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98023 > ML60852A (LAPIS SEMICONDUCTOR CO LTD) UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號： | ML60852A |
| 廠商： | LAPIS SEMICONDUCTOR CO LTD |
| 元件分類： | 總線控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| 封裝： | PLASTIC, QFP-44 |
| 文件頁數(shù)： | 51/82頁 |
| 文件大?。?/td> | 370K |
| 代理商： | ML60852A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁當前第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁
FEDL60852A-03
1Semiconductor
ML60852A
54/81
EP1, 2, 3, 4, 5 Control Registers (EP1, 2, 3, 4, 5CONT)
Address
0 x 49 to 4D
Type
Bit map
Access type
See below
D7
D6
D5
D4
D3
D2
D1
D0
After a hardware reset
0
0000
00
After a bus reset
0
0000
00
Definition
0
Stall bit:
During EP0 reception (data stage of a control write transfer), if a packet with a number
of bytes exceeding the maximum packet size specified in EP0PLD is received (or if the
EOP packet is missing), the ML60852A automatically sets this bit to “1”.
Data sequence toggle bit: A reset will be made when a “1” is written in this bit. At the time of initializing the EP,
reset the toggle bit of the data packet by writing a “1” to this bit, and specify PID of
DATA0 (this bit too will become “0”). Thereafter, the synchronization operation using
the data sequence toggle mechanism will be made automatically.
FIFO Clear:
The EP will be valid only when it has been set for transmission by the EP control register.
When a “1” is written in this bit, the transmit FIFO of that EP will be cleared. (However,
this bit itself will remain “0”.)
Rate feedback:
This bit is valid only in the case of EP3. This bit will be fixed at “0” in all other EPs.
Stall bit
(R/W)
Data sequence toggle bit
(R/Reset)
FIFO Clear (R/Reset)
Rate feedback (R/W)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ML63187-XXXGA | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP128 |
| ML63193-XXXWA | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, UUC128 |
| ML64168-XXX | 4-BIT, MROM, 0.7 MHz, MICROCONTROLLER, UUC80 |
| ML64P168-NGP | 4-BIT, OTPROM, 0.7 MHz, MICROCONTROLLER, PQFP80 |
| ML64P168-NGA | 4-BIT, OTPROM, 0.7 MHz, MICROCONTROLLER, PQFP80 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ML60852ATBZ010 | 功能描述:USB 接口集成電路 12 Mbps; USB Device Controller RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ML60852ATBZ03A | 制造商:ROHM Semiconductor 功能描述: |
| ML-60-V2/80721 | 制造商:Thomas & Betts 功能描述: |
| ML61 | 制造商:MINILOGIC 制造商全稱:MINILOGIC 功能描述:Series Positive Voltage Detector |
| ML61_09 | 制造商:MINILOGIC 制造商全稱:MINILOGIC 功能描述:Positive Voltage Detector CMOS Low Power Consumption : Typical 1.0uA at Vin=2.0V |
發(fā)布緊急采購，3分鐘左右您將得到回復。