- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98023 > ML60852A (LAPIS SEMICONDUCTOR CO LTD) UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號(hào)： | ML60852A |
| 廠商： | LAPIS SEMICONDUCTOR CO LTD |
| 元件分類： | 總線控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP44 |
| 封裝： | PLASTIC, QFP-44 |
| 文件頁(yè)數(shù)： | 17/82頁(yè) |
| 文件大小： | 370K |
| 代理商： | ML60852A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)當(dāng)前第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)
FEDL60852A-03
1Semiconductor
ML60852A
23/81
(6) SOF Interrupt
Operation
Source of operation
Description (conditions, responses, etc.)
SOF Interrupt generation
ML60852A
When SOF interrupt has been enalbed (bit D0 of
INTENBL2), and an SOF packet is detected on the USB
bus.
End of SOF interrupt
Local MCU (firmware)
When a “1” is written in the SOF interrupt status bit of the
interrupt status register 2 (bit D2 of INTSTAT2).
(7) USB Bus reset assert interrupt
Operation
Source of operation
Description (conditions, responses, etc.)
USB Bus reset assert
interrupt generation
ML60852A
The ML60852A automatically detects the condition when
the SE0 state continues for 2.5s or longer at the D+ and
D- pins. Once this condition is detected, if USB bus reset
assert interrupt has been enabled (D1 of INTENBL2) an
interrupt is generated.
→ Carry this out by firmware processing for bus reset.
End of USB bus reset assert
interrupt
Local MCU (firmware)
When a “1” is written in the corresponding bit of the
interrupt status register 2 (D1 of INTSTAT2).
(8) USB Bus reset de-assert interrupt
Operation
Source of operation
Description (conditions, responses, etc.)
USB Bus reset de-assert
interrupt generation
ML60852A
When USB Bus reset de-assert interrupt enable bit (D2 of
INTENBL2) has been enalbed and there is a recovery to
the J state from the SE0 state of 2.5s or longer at the D+
and D- pins.
→ Carry this out by firmware processing for bus reset
release.
End of USB bus reset
de-assert
Local MCU (firmware)
When a “1” is written in the corresponding bit of the
interrupt status register 2 (D2 of INTSTAT2).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ML63187-XXXGA | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP128 |
| ML63193-XXXWA | 4-BIT, MROM, 2 MHz, MICROCONTROLLER, UUC128 |
| ML64168-XXX | 4-BIT, MROM, 0.7 MHz, MICROCONTROLLER, UUC80 |
| ML64P168-NGP | 4-BIT, OTPROM, 0.7 MHz, MICROCONTROLLER, PQFP80 |
| ML64P168-NGA | 4-BIT, OTPROM, 0.7 MHz, MICROCONTROLLER, PQFP80 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ML60852ATBZ010 | 功能描述:USB 接口集成電路 12 Mbps; USB Device Controller RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| ML60852ATBZ03A | 制造商:ROHM Semiconductor 功能描述: |
| ML-60-V2/80721 | 制造商:Thomas & Betts 功能描述: |
| ML61 | 制造商:MINILOGIC 制造商全稱:MINILOGIC 功能描述:Series Positive Voltage Detector |
| ML61_09 | 制造商:MINILOGIC 制造商全稱:MINILOGIC 功能描述:Positive Voltage Detector CMOS Low Power Consumption : Typical 1.0uA at Vin=2.0V |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。