![](http://datasheet.mmic.net.cn/280000/M37902F8CHP_datasheet_16084061/M37902F8CHP_61.png)
61
M37902FCCHP, M37902FGCHP, M37902FJCHP
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
TIMER B
Figure 58 shows a block diagram of timer B.
Timer B has three modes: timer mode, event counter mode, and
pulse period measurement/pulse width measurement mode. The
mode is selected with bits 0 and 1 of the timer Bi mode register (i=0
to 2). Each of these modes is described below.
(1) Timer mode [00]
Figure 59 shows the bit configuration of the timer Bi mode register
during timer mode. Bits 0 and 1 of the timer Bi mode register must
always be “0” in timer mode.
Bits 6 and 7 are used to select the clock source. The counting of the
selected clock starts when the count start bit is “1” and stops when
“0”.
As shown in Figure 44, the timer Bi count start bit is at the same ad-
dress as the timer Ai count start bit. The count is decremented, an
interrupt occurs, and the interrupt request bit in the timer Bi interrupt
control register is set when the contents becomes 0000
16
. At the
same time, the contents of the reload register is stored in the counter
and count is continued.
Timer Bi does not have a pulse output function or a gate function like
timer A.
When data is written to timer Bi halted, it is written to the reload reg-
ister and the counter. When data is written to timer Bi which is busy,
the data is written to the reload register, but not to the counter. The
new data is reloaded from the reload register to the counter at the
next reload time and counting continues.
The contents of the counter can be read at any time.
Fig. 58 Block diagram of timer B
Data bus (odd)
Data bus (even)
Reload register (16)
Counter (16)
Count start register
Event counter
mode
Notes 1:
Perform a write and read to/from timer Bi register in the condition of 16-bit data length : data length flag (m) =
“
0
”
.
2:
Only for timer B2, a count source in the event counter mode can be selected.
(Address 40
16
)
Counter reset
circuit
Timer mode
Pulse period measurement/Pulse
width measurement mode
(Low-order 8 bits)
(High-order 8 bits)
f
2
f
16
f
64
f
512
Count source select bits
fX
32
Polarity selection
and edge pulse
generator
TBi
IN
Timer B2 clock source
select bit
(Note 2)
Timer B2 clock source select bit : Bit 6 at address 63
16
Addresses
Timer B0 51
16
50
16
Timer B1 53
16
52
16
Timer B2 55
16
54
16