![](http://datasheet.mmic.net.cn/280000/M37902F8CHP_datasheet_16084061/M37902F8CHP_55.png)
55
M37902FCCHP, M37902FGCHP, M37902FJCHP
MITSUBISHI MICROCOMPUTERS
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
(2) Event counter mode [01]
Figure 46 shows the bit configuration of the timer Ai mode register
during event counter mode. In event counter mode, bit 0 of the timer
Ai mode register must be
“
1
”
and bits 1 and 5 must be
“
0
”
.
The input signal from the TAi
IN
pin is counted when the count start
bit shown in Figure 44 is
“
1
”
and counting is stopped when it is
“
0
”
.
Count is performed at the fall of the input signal when bit 3 is
“
0
”
and
at the rise of the signal when it is
“
1
”
.
In event counter mode, whether to increment or decrement the count
can be selected with the up-down bit or the input signal from the
TAi
OUT
pin.
When bit 4 of the timer Ai mode register is
“
0
”
, the up-down bit is
used to determine whether to increment or decrement the count
(decrement when the bit is
“
0
”
and increment when it is
“
1
”
). Figure
47 shows the bit configuration of the up-down register.
When bit 4 of the timer Ai mode register is
“
1
”
, the input signal from
the TAi
OUT
pin is used to determine whether to increment or decre-
ment the count. However, note that bit 2 must be
“
0
”
if bit 4 is
“
1.
”
It is
because if bit 2 is
“
1
”
, TAi
OUT
pin becomes an output pin to output
pulses.
The count is decremented when the input signal from the TAi
OUT
pin
is
“
L
”
and incremented when it is
“
H
”
. Determine the level of the input
signal from the TAi
OUT
pin before a valid edge is input to the TAi
IN
pin.
An interrupt request signal is generated and the interrupt request bit
in the timer Ai interrupt control register is set when the counter
reaches 0000
16
(decrement count) or FFFF
16
(increment count). At
the same time, the contents of the reload register is transferred to the
counter and the count is continued.
When bit 2 is
“
1,
”
each time the counter reaches 0000
16
(decrement
count) or FFFF
16
(increment count), the waveform
’
s polarity is re-
versed and is output from TAi
OUT
pin.
If bit 2 is
“
0
”
, TAi
OUT
pin can be used as a normal port pin.
However, if bit 4 is
“
1
”
and the TAi
OUT
pin is used as an output pin,
the output from the pin changes the count direction. Therefore, bit 4
must be
“
0
”
unless the output from the TAi
OUT
pin is to be used to se-
lect the count direction.
Fig. 46 Bit configuration of timer Ai mode register during event counter mode
Fig. 47 Bit configuration of up-down register
7 6 5 4 3 2 1 0
0
×
×
1
0
0 1 : Always
“
01
”
in event counter mode
0 : No pulse output
1 : Pulse output
0 : Count at the falling edge of input signal
1 : Count at the rising edge of input signal
0 : Increment or decrement according
to up/down bit
1 : Increment or decrement according
to TAi
OUT
pin input signal level
0 : Always
“
0
”
in event counter mode
× ×
: Not used in event counter mode
Timer A0 mode register
Timer A1 mode register
Timer A2 mode register
Timer A3 mode register
Timer A4 mode register
Addresses
56
16
57
16
58
16
59
16
5A
16
Note:
When using pins TA2
OUT
and TA3
OUT
as pulse output pins, do
not select pins KI
0
and KI
2
. Because they are key input interrupt
pins and are multiplexed with pins TA2
OUT
and TA3
OUT
.
Timer A0 up-down bit
Timer A1 up-down bit
Timer A2 up-down bit
Timer A3 up-down bit
Timer A4 up-down bit
Timer A2 two-phase pulse signal
processing select bit
0 : Two-phase pulse signal processing
disabled
1 : Two-phase pulse signal processing
mode
Timer A3 two-phase pulse signal
processing select bit
0 : Two-phase pulse signal processing
disabled
1 : Two-phase pulse signal processing
mode
Timer A4 two-phase pulse signal
processing select bit
0 : Two-phase pulse signal processing
disabled
1 : Two-phase pulse signal processing
mode
Up-down register
7 6 5 4 3 2 1 0
Address
44
16