M37902FCCHP, M37902FGCHP, M37902FJCHP
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
32
Signal
RD
BLW
BHW
ALE
φ
1
RDY
HOLD
HDLA
CS
0
–CS
3
BYTE
V
SS
V
CC
00
01
10
10
MD0
Processor mode bits
After reset is removed, the single-chip mode is selected. By chang-
ing the processor mode bits’ contents by software, the memory ex-
pansion mode or microprocessor mode can be selected.
Description
(Note 1)
Processor mode
Single-chip mode
Memory expansion mode
Microprocessor mode
Microprocessor mode
After reset is removed, the microprocessor mode is selected.
(Note 2)
Table 3. Selection method of processor mode
Table 4. Each bus control signal’s function
I/O
Output
Output
Output
Output
Input
Input
Output
Output
Input
Function
Read signal. Outputs “L” at read from the external area.
Write signal. Outputs “L” at write to the external area.
Address latch enable signal. Outputs “H” level pulse in the
period just before signals RD, BLW, BHW become “L”.
This is used to latch an address in an external circuit.
Internal standard clock’s output. Outputs system clock
(f
sys
).
Ready signal. The “L” level period of the last
φ
1
in the ac-
cess cycle for the external area (in other words, “L” level
period of RD, BLW, BHW) will be extended while “L” level
voltage is applied to this pin.
Hold request signal. Appliance of “L” level voltage will gen-
erate a hold request; appliance of “H” level voltage will re-
quest to terminate the hold state.
Hold acknowledge signal. Outputs “L” in the hold state.
Chip select signal. Outputs “L” in access to the specified
chip select area.
Input signal to select the external data bus width. When
this pin’s level = Vss, 16-bit width will be selected; and
when Vcc, 8-bit width will be selected.
Remarks
For operation differences between BLW and BHW de-
pending on the external data bus width, see Table 5.
In order to latch an address with signal ALE, do as follows:
While ALE = “H”, be sure to open a latch, so the address
will pass it.
While ALE = “L”, be sure to hold the address.
Acceptance and termination of a hold request is performed
at completion of the bus cycle while the BIU operates.
In the hold state, A
0
–A
23
, D
0
–D
15
, RD, BLW, BHW, ALE,
CS
0
–CS
3
enter the floating state. At termination of the hold
state, simultaneously with the timing when HLDA becomes
“H” level, the above floating state is terminated. Then, bus
access will be restarted 1 cycle of
φ
1
after.
In the hold state, also, the CPU operates with access to
the internal area. If the CPU accesses the external area, in
the hold state, the CPU stops its operation.
For details, refer to the section on the chip select wait con-
troller.
When BYTE = Vss level, by the register setting, each chip
select area (CS
1
to CS
3
) can have the 8-bit data bus, inde-
pendently.
For details, refer to the section on the chip select wait con-
troller.
Notes 1:
Processor mode bits = bits 0 and 1 of the processor mode register 0 (address 5E
16
)
2:
While the Vcc level voltage is applied to pin MD0, the processor mode bits are fixed to “10”.