
23. 32-Slot CAN Module
23.1.12 CAN2 Slot Interrupt Status Register (C2SISTR Register)
Figure 23.15
C2SISTR Register
Symbol
Address
After Reset(1)
RW
CAN2 Slot Interrupt Status Register
C2SISTR
050Fh - 050Ch
00000000h
Function
Bit Symbol
Bit Name
Message slot 31
interrupt request status bit
SIS30
NOTES:
1. The value is obtained by setting the SLEEP bit in the C2SLPR register to 1 (sleep mode exited) after reset and supplying the clock
to the CAN module.
2. Set each bit to 0 by program. If a 1 is written, the value before writing a 1 remains unchanged.
SIS31
b23
b24
b31
b16
b7
b8
b15
b0
Message slot 30
interrupt request status bit
RW
Message slot 29
interrupt request status bit
SIS28
SIS29
Message slot 28
interrupt request status bit
Message slot 27
interrupt request status bit
SIS26
SIS27
Message slot 26
interrupt request status bit
Message slot 25
interrupt request status bit
SIS24
SIS25
Message slot 24
interrupt request status bit
Message slot 23
interrupt request status bit
SIS22
SIS23
Message slot 22
interrupt request status bit
Message slot 21
interrupt request status bit
SIS20
SIS21
Message slot 20
interrupt request status bit
Message slot 19
interrupt request status bit
SIS18
SIS19
Message slot 18
interrupt request status bit
Message slot 17
interrupt request status bit
SIS16
SIS17
Message slot 16
interrupt request status bit
RW
Message slot 15
interrupt request status bit
SIS14
SIS15
Message slot 14
interrupt request status bit
RW
Message slot 13
interrupt request status bit
SIS12
SIS13
Message slot 12
interrupt request status bit
Message slot 11
interrupt request status bit
SIS10
SIS11
Message slot 10
interrupt request status bit
Message slot 9
interrupt request status bit
SIS8
SIS9
Message slot 8
interrupt request status bit
Message slot 7
interrupt request status bit
SIS6
SIS7
Message slot 6
interrupt request status bit
Message slot 5
interrupt request status bit
SIS4
SIS5
Message slot 4
interrupt request status bit
Message slot 3
interrupt request status bit
SIS2
SIS3
Message slot 2
interrupt request status bit
Message slot 1
interrupt request status bit
SIS0
SIS1
Message slot 0
interrupt request status bit
RW
Determines whether an
interrupt of the corresponding
message slot is requested or
not.
0: Interrupt not requested
1: Interrupt requested(2)