
15. Three-Phase Motor Control Timer Function
Figure 15.1
Three-Phase Motor Control Timer Function Block Diagram
Timer B2
underflow
Interrupt generation
frequency setting circuit
INV07
1/2
f1
DUB1
bit
DUB0
bit
DQ
T
DQ
T
DQ
T
DQ
T
DU1
bit
DU0
bit
V-phase output
control circuit
(One-shot timer mode)
Reload control
signal for timer A4
Timer A4 counter
Reload
TA41 register
TA4 register
INV11
TQ
(One-shot timer mode)
Reload control
signal for timer A1
Reload
TA11 register
TA1 register
INV11
TQ
Timer A1 counter
INV06
(One-shot timer mode)
Reload control
signal for timer A2
Timer A2 counter
Reload
TA21 register
TA2 register
INV11
TQ
INV06
Dead time timer
(n = 1 to 255)
Reload register
(n=1 to 255)
Dead time timer
(n = 1 to 255)
Dead time timer
(n = 1 to 255)
DQ
T
DQ
T
W-phase output
control circuit
DQ
T
DQ
T
DQ
T
DQ
T
INV01
INV11
INV00
Reload control signal
for timer A1
Timer B2
interrupt
request bit
ICTB2 register (n = 1 to 15)
INV13
Write signal to
timer B2
INV10
(Timer mode)
INV04
RESET
NMI
INV05
DQ
T
R
Value written to the INV03 bit
Write signal to the INV03 bit
INV02
INV03
Inverse
control
INV14
U
V
W
0
1
0
ICTB2 counter
(n = 1 to 15)
INV12
Reload control signal for timers A1,A2,A4
When the TA4S bit
is set to 0, 0 is set.
When the TA1S bit is
set to 0, 0 is set.
When the TA2S bit is
set to 0, 0 is set.
A drawing about ports P8_0, P8_1, and P7_2 to P7_5 is not shown in this diagram.
NOTE:
1. If the INV06 bit is set to 0 (triangular wave modulation mode), a transfer trigger is generated only when timer B2 underflows for the first time
after registers IDB1 and IDB0 registers are set.
W-phase
output signal
W-phase
output signal
V-phase
output signal
V-phase
output signal
U-phase
output signal
U-phase
output signal
Trigger
Three-phase
output shift
register
(U phase)
Transfer
trigger(1)
Trigger
INV00 to INV07: Bits in the INVC0 Register
INV10 to INV15: Bits in the INVC1 Register
DUi, DUBi: Bits in the IDBi Register (i = 0,1)
TA1S to TA4S: Bits in the TABSR Register
Timer A2
one-shot
pulse
Timer A1
one-shot
pulse
Timer A4
one-shot
pulse
1
U-phase output
control circuit
Inverse
control
Inverse
control
Inverse
control
Inverse
control
Inverse
control