
17. A/D Converter
17.1.5
Repeat Sweep Mode 1
In repeat sweep mode 1, analog voltage applied to eight pins, prioritizing one to four pins, is repeatedly
converted to a digital code.
Table 17.7 lists specifications of repeat sweep mode 1.
Table 17.7
Repeat Sweep Mode 1 Specification
Item
Specification
Function
Analog voltage applied to 8 selected pins, prioritizing one to four pins, is
repeatedly converted to a digital code.
Analog voltage input pins
ANi_0 to ANi_7 (8 pins are selected from these pins) (i = none, 0, 2, 15)
Prioritized pins
Select one of the following.
single pin (ANi_0)
2 pins (ANi_0 and ANi_1)
3 pins (ANi_0 to ANi_2)
4 pins (ANi_0 to ANi_3)
The following register settings determine which pins are used:
Bits SCAN1 and SCAN0 in the AD0CON1 register
Bits APS1 and APS0 in the AD0CON2 register
Start condition
When the TRG bit in the AD0CON0 register is set to 0 (software trigger):
the ADST bit in the AD0CON0 register is set to 1 (A/D conversion starts)
When the TRG bit is set to 1 (external trigger, hardware trigger), one of the
following can be selected:
A falling edge is input to the ADTRG pin after the ADST bit is set to 1
Timer B2 interrupt request of three-phase motor control timer function (after
the ICTB2 register completes counting) is generated after the ADST bit is set
to 1
(re-trigger of external trigger is invalid)
Stop condition
Set the ADST bit in the AD0CON0 is set to 0 (A/D conversion stops)
Interrupt request generation timing When the DUS bit in the AD0CON3 register is set to 0 (DMAC operating mode
disabled), interrupt request is not generated
When the DUS bit is set to 1 (DMAC operating mode enabled), an interrupt
request is generated every time A/D conversion is completed
Reading of A/D conversion result
When the DUS bit in the AD0CON3 register is set to 0 (DMAC operating mode
disabled), read the AD0j register (j = 0 to 7) corresponding to a selected pin by
program.
When the DUS bit in the AD0CON3 register is set to 1 (DMAC operating mode
enabled), A/D conversion result is stored into the AD00 register after A/D
conversion is completed. Then, DMAC transfers the data from the AD00
register to a given memory space. (Refer to 12. DMAC for DMAC settings)