
21.3.3
Set/Reset Waveform Output (SR Waveform Output) Mode
The IIOi_j pin outputs a high-level (“H”) signal when the base timer value matches the GiPOj register (i = 0, 1,
j=0, 2, 4, 6). The IIOi_j pin outputs a low-level (“L”) signal when the base timer value matches the GiPOk
register (k = j + 1) or when the base timer becomes 0000h. By setting the IVL bit in the GiPOCRj register to 1
(“H” output), an “H” signal is output when waveform output starts. By setting the INV bit to 1 (output
21.10 and
21.11 list specifications of SR waveform output mode.
Table 21.10
SR Waveform Output Mode Specifications(1)
NOTES:
1. When the INV bit in the GiPOCRj register is set to 1 (output inverted), the “L” width and the “H” width are
inverted.
2. A period between when the base timer is reset and when output level becomes “H”.
3. A period between when output level becomes “L” and when the base timer is reset.
4. When the GiPO0 register resets the base timer, SR waveform generation functions in the channel 0 and 1 are
not available.
Item
Specification
The following applies when;
-Free-running operation (bits RST2 and RST1 in the GiBCR1 register are set
to 00b)
-Output waveform is not inverted (the INV bit in the GiPOCRj register is set to 0)
(1) m < n
“H” width :
n - m
fBTi
“L” width :
m
+
fBTi
(2) m
≥ n
“H” width :
65536 - m
fBTi
“L” width :
m
fBTi
m: setting value of the GiPOj register (j = 0, 2, 4, 6)
n: setting value of the GiPOk register (k = j + 1)
The following applies when;
-The base timer becomes 0000h by matching the base timer value with the
GiPO0 register (bits RST2 and RST1 are set to 01b), Output waveform is not
inverted (the INV bit in the GiPOCRj register is set to 0
)(4)(1) m < n < p + 2
“H” width :
n - m
fBTi
“L” width :
m
+
p + 2 - n
fBTi
(2) m < p + 2
≤ n
“H” width :
p + 2 - m
fBTi
“L” width :
m
fBTi
(3) m
≥ p + 2, the output level is fixed to “L”
m: setting value of the GiPOj register (j = 2, 4, 6), 0000h to FFFFh
n: setting value of the GiPOk register, 0000h to FFFFh
p: setting value of the GiPO0 register, 0001h to FFFDh