
21. Intelligent I/O
Figure 21.5
G0TM0 to G0TM7 and G1TM0 to G1TM7 Registers,
G0POCR0 to G0POCR7 and G1POCR0 to G1POCR7 Registers
Group i Waveform Generation Control Register j (i = 0, 1, j = 0 to 7)
Symbol
G0POCR0 to G0POCR3
G0POCR4 to G0POCR7
G1POCR0 to G1POCR3
G1POCR4 to G1POCR7
Address
00D0h, 00D1h, 00D2h, 00D3h
00D4h, 00D5h, 00D6h, 00D7h
0110h, 0111h, 0112h, 0113h
0114h, 0115h, 0116h, 0117h
Bit Symbol
RW
MOD0
After Reset
0X00 X000b
NOTES:
1. SR waveform output mode is enabled only for even channels. In SR waveform output mode, the settings for the corresponding
odd channel (the channel followed by an even channel) are ignored. Even channels output SR waveform. Odd channels do not
output SR waveform.
2. If bits INV and IVL are written during waveform output, the values written take effect immediately on an output signal.
MOD1
MOD2
(b3)
IVL
RW
RLD
RW
(b6)
RW
Symbol
G0TM0 to G0TM2
G0TM3 to G0TM5
G0TM6, G0TM7
G1TM0 to G1TM2
G1TM3 to G1TM5
G1TM6, G1TM7
Address
00C1h - 00C0h, 00C3h - 00C2h, 00C5h - 00C4h
00C7h - 00C6h, 00C9h - 00C8h, 00CBh - 00CAh
00CDh - 00CCh, 00CFh - 00CEh
0101h - 0100h, 0103h - 0102h, 0105h - 0104h
0107h - 0106h, 0109h - 0108h, 010Bh - 010Ah
010Dh - 010Ch, 010Fh - 010Eh
After Reset
Undefined
Function
RW
Group i Time Measurement Register j (i = 0, 1, j = 0 to 7)
RO
The base timer value is stored every time measurement is
performed
Setting Range
b15
b0
Bit Name
Operating mode select bits
Output default value select bit(2)
Function
b2 b1 b0
0 0 0: Single waveform output mode
0 0 1: SR waveform output mode(1)
0 1 0: Phase-delayed waveform output mode
0 1 1: Do not set to this value
1 0 0: Do not set to this value
1 1 0: Do not set to this value
1 1 1: Do not set to this value
0: Output not inverted
1: Output inverted
b7
b8
INV
Inverse output function
select bit(2)
Set to 0
RW
Nothing is assigned. If necessary, set to 0.
When read, the content is undefined
GiPOj register value reload
timing select bit
Reserved bit
0: Reloads the GiPOj register when value is
written
1: Reloads the GiPOj register when the base
timer is reset
0: "L" ouput
1: "H" output
b7
0
b6 b5 b4
b1
b2
b3
b0