![](http://datasheet.mmic.net.cn/370000/UPD703130GC-8EU_datasheet_16740718/UPD703130GC-8EU_55.png)
Preliminary Data Sheet U15390EJ1V0DS
55
μ
PD703130
(h) DMA flyby transfer timing (external I/O
→
DRAM (EDO, high-speed page) transfer) (1/3)
Parameter
Symbol
Condition
MIN.
MAX.
Unit
WAIT setup time (to CLKOUT
↓
)
<24>
t
SWK
15
ns
WAIT hold time (from CLKOUT
↓
)
<25>
t
HKW
2
ns
IORD low-level width
<32>
t
WRDL
(2 + w
RH
+ w
DA
+ w
F
+ w)T – 10
ns
IORD high-level width
<33>
t
WRDH
T – 10
ns
Delay time from address to IORD
↑
<34>
t
DARD
0.5T – 10
ns
Delay time from IORD
↑
to address
<35>
t
DRDA
(0.5 + i)T – 10
ns
Row address setup time
<56>
t
ASR
(0.5 + w
RP
)T – 10
ns
Row address hold time
<57>
t
RAH
(0.5 + w
RH
)T – 10
ns
Column address setup time
<58>
t
ASC
0.5T – 10
ns
Column address hold time
<59>
t
CAH
(1.5 + w
DA
+ w
F
)T – 10
ns
Read/write cycle time
<60>
t
RC
(3 + w
RP
+ w
RH
+ w
DA
+ w
F
+ w)T
– 10
ns
RAS precharge time
<61>
t
RP
(0.5 + w
RP
)T – 10
ns
RAS hold time
<63>
t
RSH
(1.5 + w
DA
+ w
F
)T – 10
ns
Column address read time for RAS
<64>
t
RAL
(2 + w
CP
+ w
DA
+ w
F
+ w)T – 10
ns
CAS pulse width
<65>
t
CAS
(1 + w
DA
+ w
F
)T – 10
ns
CAS-RAS precharge time
<66>
t
CRP
(1 + w
RP
)T – 10
ns
CAS hold time
<67>
t
CSH
(2 + w
RH
+ w
DA
+ w
F
+ w)T – 10
ns
CAS precharge time
<71>
t
CPN
(2 + w
RP
+ w
RH
+ w)T – 10
ns
Delay time from RAS to column address
<76>
t
RAD
(0.5 + w
RH
)T – 10
ns
RAS-CAS delay time
<77>
t
RCD
(1 + w
RH
+ w)T – 10
ns
CAS precharge time
<81>
t
CP
(0.5 + w
CP
+ w)T – 10
ns
High-speed page mode cycle time
<82>
t
PC
(2 + w
CP
+ w
DA
+ w
F
+ w)T – 10
ns
RAS hold time for CAS precharge
<83>
t
RHCP
(2.5 + w
CP
+ w
DA
+ w)T – 10
ns
WE hold time (from CAS
↓
)
<85>
t
WCH
(1 + w
DA
)T – 10
ns
WE read time (from RAS
↑
)
<88>
t
RWL
w
CP
= 0
(1.5 + w
DA
+ w)T – 10
ns
Remarks 1.
T = t
CYK
2.
w: The number of waits due to WAIT.
3.
w
RH
: The number of waits due to the RHCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to
13).
4.
w
DA
: The number of waits due to the DACxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to
13).
5.
w
RP
: The number of waits due to the RPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to
13).
6.
w
CP
: The number of waits due to the CPCxx bit of the DRCn register (n = 0 to 3, xx = 00 to 03, 10 to
13).
7.
w
F
: The number of waits that are inserted for a source-side access during a DMA flyby transfer.
8.
i: The number of idle states that are inserted when a write cycle follows a read cycle.