![](http://datasheet.mmic.net.cn/370000/TMS320F28335-1_datasheet_16742666/TMS320F28335-1_4.png)
TMS320F28335, TMS320F28334, TMS320F28332
Digital Signal Controllers (DSCs)
SPRS439B–JUNE 2007–REVISED OCTOBER 2007
List of Figures
2-1
F28335, F28334, F28332 176-Pin PGF LQFP (Top View)
..................................................................
14
F28335, F28334, F28332 179-Ball ZHH MicroStar BGA (Upper Left Quadrant) (Bottom View)
....................
15
F28335, F28334, F28332 179-Ball ZHH MicroStar BGA (Upper Right Quadrant) (Bottom View)
..................
16
F28335, F28334, F28332 179-Ball ZHH MicroStar BGA (Lower Left Quadrant) (Bottom View)
....................
17
F28335, F28334, F28332 179-Ball ZHH MicroStar BGA (Lower Right Quadrant) (Bottom View)
..................
18
F28335, F28334, F28332 176-Ball ZJZ Plastic BGA (Upper Left Quadrant) (Bottom View)
...........................
19
F28335, F28334, F28332 176-Ball ZJZ Plastic BGA (Upper Right Quadrant) (Bottom View)
..........................
20
F28335, F28334, F28332 176-Ball ZJZ Plastic BGA (Lower Left Quadrant) (Bottom View)
...........................
21
F28335, F28334, F28332 176-Ball ZJZ Plastic BGA (Lower Right Quadrant) (Bottom View)
..........................
22
Functional Block Diagram
.......................................................................................................
32
F28335 Memory Map
.............................................................................................................
34
F28334 Memory Map
.............................................................................................................
35
F28332 Memory Map
.............................................................................................................
36
External and PIE Interrupt Sources
.............................................................................................
49
External Interrupts
................................................................................................................
50
Multiplexing of Interrupts Using the PIE Block
................................................................................
51
Clock and Reset Domains
.......................................................................................................
54
OSC and PLL Block Diagram
...................................................................................................
55
Using a 3.3-V External Oscillator
...............................................................................................
56
Using a 1.9-V External Oscillator
...............................................................................................
56
Using the Internal Oscillator
.....................................................................................................
56
Watchdog Module
.................................................................................................................
58
DMA Functional Block Diagram
.................................................................................................
61
CPU-Timers
........................................................................................................................
62
CPU-Timer Interrupt Signals and Output Signal
..............................................................................
62
Multiple PWM Modules in a F2833x System
..................................................................................
64
ePWM Sub-Modules Showing Critical Internal Signal Interconnections
...................................................
66
eCAP Functional Block Diagram
................................................................................................
67
eQEP Functional Block Diagram
................................................................................................
69
Block Diagram of the ADC Module
.............................................................................................
72
ADC Pin Connections With Internal Reference
...............................................................................
73
ADC Pin Connections With External Reference
..............................................................................
73
McBSP Module
...................................................................................................................
77
eCAN Block Diagram and Interface Circuit
....................................................................................
80
eCAN-A Memory Map
............................................................................................................
81
eCAN-B Memory Map
............................................................................................................
82
Serial Communications Interface (SCI) Module Block Diagram
............................................................
87
SPI Module Block Diagram (Slave Mode)
.....................................................................................
90
I2C Peripheral Module Interfaces
...............................................................................................
92
2-2
2-3
2-4
2-5
2-6
2-7
2-8
2-9
3-1
3-2
3-3
3-4
3-5
3-6
3-7
3-8
3-9
3-10
3-11
3-12
3-13
4-1
4-2
4-3
4-4
4-5
4-6
4-7
4-8
4-9
4-10
4-11
4-12
4-13
4-14
4-15
4-16
4-17
List of Figures
4
Submit Documentation Feedback