參數(shù)資料
型號: MT49H32M9C
廠商: Micron Technology, Inc.
英文描述: 288Mb SIO REDUCED LATENCY(RLDRAM II)
中文描述: 288Mb二氧化硅約化延遲(延遲DRAM二)
文件頁數(shù): 34/44頁
文件大?。?/td> 1117K
代理商: MT49H32M9C
16 MEG x 18, 32 MEG x 9
2.5V V
EXT
, 1.8V V
DD
, HSTL, SIO, RLDRAM II
pdf: 09005aef80a41b59/zip: 09005aef811ba111
MT49H8M18C_2.fm - Rev. F 11/04 EN
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2004 Micron Technology, Inc. All rights reserved.
34
Figure 36: WRITE Burst Basic Sequence: BL = 4, with Multiplexed Addresses,
Configuration 1, WL = 6
Figure 37: READ Burst Basic Sequence: BL = 4, with Multiplexed Addresses,
Configuration 1, RL = 5
NOTE:
A
x
/BA
k
: Address A
x
of bank
k
A
y
: Address A
y
of bank
k
WR: WRITE
Djk: Data
k
to bank
j
WL: WRITE latency
Qjk: Data
k
to bank
j
RD: READ
RL: READ Latency
CK#
CK
CMD
0
1
2
3
4
5
6
7
8
ADDR
WL = 6
D
D0a
D0c
D0b
D0d
D1a
D1
WR
Ax
Ay
Ax
Ay
Ax
Ay
Ax
Ay
Ax
NOP
WR
NOP
WR
NOP
WR
NOP
WR
DKx#
DKx
UNDEFINED
CK#
CK
CMD
0
1
2
3
4
5
6
7
8
ADDR
RL = 5
Q
QKx
QKx#
Q0a
Q0c
Q0b
Q0d Q1a Q1b
Q1c
RD
NOP
RD
NOP
RD
NOP
RD
NOP
RD
DON’T CARE
Ax
Ay
Ax
Ay
Ax
Ay
Ax
Ay
Ax
QVLD
相關PDF資料
PDF描述
MT49H32M9CFM-xx 288Mb SIO REDUCED LATENCY(RLDRAM II)
MT4C1004J 4 Meg x 1 FPM DRAM(4 M x 1快速頁面模式動態(tài)RAM)
MT4C4001STG-6 standard or self refresh
MT4C4001STG-7 standard or self refresh
MT4C4001STG-8 standard or self refresh
相關代理商/技術參數(shù)
參數(shù)描述
MT49H32M9CFM-25 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Trays
MT49H32M9CFM-33 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Trays
MT49H32M9CFM-5 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Tape and Reel
MT49H32M9CFM-XX 制造商:MICRON 制造商全稱:Micron Technology 功能描述:288Mb SIO REDUCED LATENCY(RLDRAM II)
MT49H32M9CHU-25 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Trays