參數(shù)資料
型號: MT49H32M9C
廠商: Micron Technology, Inc.
英文描述: 288Mb SIO REDUCED LATENCY(RLDRAM II)
中文描述: 288Mb二氧化硅約化延遲(延遲DRAM二)
文件頁數(shù): 20/44頁
文件大?。?/td> 1117K
代理商: MT49H32M9C
16 MEG x 18, 32 MEG x 9
2.5V V
EXT
, 1.8V V
DD
, HSTL, SIO, RLDRAM II
pdf: 09005aef80a41b59/zip: 09005aef811ba111
MT49H8M18C_2.fm - Rev. F 11/04 EN
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2004 Micron Technology, Inc. All rights reserved.
20
Figure 15: WRITE Followed By READ: BL = 2, RL = 4, WL = 5, Configuration 1
Figure 16: WRITE Followed By READ: BL = 4, RL = 4, WL = 5, Configuration 1
NOTE:
A/BAx: Address A of bank
x
WR: WRITE
D
xy
: Data
y
to bank x
WL: WRITE latency
RD: READ
Qxy: Data
y
from bank
x
RL: READ latency
CK#
CK
CMD
0
1
2
3
4
5
6
7
8
9
ADDR
WL = 5
RL = 4
D
D0a
D0b
WR
BA
BA
BA
NOP
RD
RD
NOP
NOP
NOP
NOP
NOP
NOP
DON’T CARE
QKx
QKx#
Q1a
Q2a
Q1b
Q2b
Q
DK#
DK
CK#
CK
CMD
0
1
2
3
4
5
6
7
8
9
ADDR
WL = 5
RL = 4
D
Q1a
Q1c
Q1b
Q1d
Q3a
Q3b
D0a
D0b
D0c
D0d
WR
BA
BA
BA
NOP
RD
NOP
RD
NOP
NOP
NOP
NOP
DON’T CARE
QKx
QKx#
Q
WR
D2a
D2b
D2c
D2d
Q3c
Q3d
BA
DK#
DK
相關(guān)PDF資料
PDF描述
MT49H32M9CFM-xx 288Mb SIO REDUCED LATENCY(RLDRAM II)
MT4C1004J 4 Meg x 1 FPM DRAM(4 M x 1快速頁面模式動態(tài)RAM)
MT4C4001STG-6 standard or self refresh
MT4C4001STG-7 standard or self refresh
MT4C4001STG-8 standard or self refresh
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT49H32M9CFM-25 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Trays
MT49H32M9CFM-33 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Trays
MT49H32M9CFM-5 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Tape and Reel
MT49H32M9CFM-XX 制造商:MICRON 制造商全稱:Micron Technology 功能描述:288Mb SIO REDUCED LATENCY(RLDRAM II)
MT49H32M9CHU-25 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Trays