參數資料
型號: MT49H32M9C
廠商: Micron Technology, Inc.
英文描述: 288Mb SIO REDUCED LATENCY(RLDRAM II)
中文描述: 288Mb二氧化硅約化延遲(延遲DRAM二)
文件頁數: 22/44頁
文件大小: 1117K
代理商: MT49H32M9C
16 MEG x 18, 32 MEG x 9
2.5V V
EXT
, 1.8V V
DD
, HSTL, SIO, RLDRAM II
pdf: 09005aef80a41b59/zip: 09005aef811ba111
MT49H8M18C_2.fm - Rev. F 11/04 EN
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2004 Micron Technology, Inc. All rights reserved.
22
Figure 18: Basic READ Burst Timing
Timing Parameters
NOTE:
1. Minimum data valid window can be expressed as MIN (
t
QKH,
t
QKL) - 2 x
t
QKQx (MAX).
2.
t
QKQ0 is referenced to Q0–Q8 in x18.
t
QKQ1 is referenced to Q9–Q17 in x18.
3.
t
QKQ takes into account the skew between any QKx and any Q.
UNDEFINED
t
QKVLD
t
QKVLD
t
QKQ
Note 1
t
QKQ
t
QKQ
t
CKQK
QVLD
Q
CK#
CK
QKx
QKx#
t
CKH
t
CKL
t
CK
Q0
Q1
Q2
Q3
t
QKL
t
QKH
SYMBOL
-25
-33
-5
UNITS
MIN
MAX
MIN
MAX
MIN
MAX
t
CK
t
CKH
t
CKL
t
CKQK
t
QKQ
2.5
5.7
3.3
5.7
5.0
5.7
ns
0.45
0.55
0.45
0.55
0.45
0.55
t
CK
t
CK
ns
0.45
0.55
0.45
0.55
0.45
0.55
-0.25
0.25
-0.3
0.3
-0.5
0.5
-0.3
0.3
-0.35
0.35
-0.4
0.4
ns
t
QKQ0,
t
QKQ1
t
QKVLD
t
QKH
t
QKL
-0.2
0.2
-0.25
0.25
-0.3
0.3
ns
-0.3
0.3
-0.35
0.35
-0.4
0.4
ns
0.9
1.1
0.9
1.1
0.9
1.1
t
CKH
t
CKL
0.9
1.1
0.9
1.1
0.9
1.1
SYMBOL
-25
-33
-5
UNITS
MIN
MAX
MIN
MAX
MIN
MAX
相關PDF資料
PDF描述
MT49H32M9CFM-xx 288Mb SIO REDUCED LATENCY(RLDRAM II)
MT4C1004J 4 Meg x 1 FPM DRAM(4 M x 1快速頁面模式動態(tài)RAM)
MT4C4001STG-6 standard or self refresh
MT4C4001STG-7 standard or self refresh
MT4C4001STG-8 standard or self refresh
相關代理商/技術參數
參數描述
MT49H32M9CFM-25 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Trays
MT49H32M9CFM-33 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Trays
MT49H32M9CFM-5 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Tape and Reel
MT49H32M9CFM-XX 制造商:MICRON 制造商全稱:Micron Technology 功能描述:288Mb SIO REDUCED LATENCY(RLDRAM II)
MT49H32M9CHU-25 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Trays