參數資料
型號: MT49H32M9C
廠商: Micron Technology, Inc.
英文描述: 288Mb SIO REDUCED LATENCY(RLDRAM II)
中文描述: 288Mb二氧化硅約化延遲(延遲DRAM二)
文件頁數: 26/44頁
文件大?。?/td> 1117K
代理商: MT49H32M9C
16 MEG x 18, 32 MEG x 9
2.5V V
EXT
, 1.8V V
DD
, HSTL, SIO, RLDRAM II
pdf: 09005aef80a41b59/zip: 09005aef811ba111
MT49H8M18C_2.fm - Rev. F 11/04 EN
Micron Technology, Inc., reserves the right to change products or specifications without notice.
2004 Micron Technology, Inc. All rights reserved.
26
Figure 25: READ/WRITE Interleave: BL = 4,
t
RC = 8, WL = 9, Configuration 3
NOTE:
A/BAx: Address A of bank
x
WR: WRITE command
D
xy
: Data
y
to bank
x
WL: WRITE latency
RD: READ command
Qxy: Data y from bank x
RL: READ latency
t
RC: Row cycle time
7
8
9
15
WL = 9
Q0a
Q0c
Q0b
Q0d Q2a Q2b Q2c Q2d
RD
WR
RD
WR
RD
WR
RD
WR
RD
WR
RD
Q4b
Q4a
Q4c Q4d Q6a
D1a
D1c
D1b
D1d D3a D3b D3c
D3d D5a
16
17
D
A
BA7
A
BA0
A
BA1
A
BA2
A
BA3
A
BA4
A
BA5
A
BA6
A
BA7
A
BA0
A
BA1
ADDR
CK#
CK
CMD
0
1
2
Q
RD
WR
RD
QKx#
QKx
RL = 8
D
t
RC = 8
A
BA0
A
BA1
A
BA2
10
11
12
13
14
D5c
D5d D7a D7b D7c
Q6b Q6c Q6d
Q0b
Q0a
Q0c
D7
DON’T CARE
UNDEFINED
相關PDF資料
PDF描述
MT49H32M9CFM-xx 288Mb SIO REDUCED LATENCY(RLDRAM II)
MT4C1004J 4 Meg x 1 FPM DRAM(4 M x 1快速頁面模式動態(tài)RAM)
MT4C4001STG-6 standard or self refresh
MT4C4001STG-7 standard or self refresh
MT4C4001STG-8 standard or self refresh
相關代理商/技術參數
參數描述
MT49H32M9CFM-25 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Trays
MT49H32M9CFM-33 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Trays
MT49H32M9CFM-5 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Tape and Reel
MT49H32M9CFM-XX 制造商:MICRON 制造商全稱:Micron Technology 功能描述:288Mb SIO REDUCED LATENCY(RLDRAM II)
MT49H32M9CHU-25 制造商:Micron Technology Inc 功能描述:DRAM CHIP RLDRAM 288MBIT 1.8V 144FBGA - Trays