- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382298 > MC145574 (Motorola, Inc.) ISDN S/T-Interface Transceiver PDF資料下載
參數(shù)資料
| 型號： | MC145574 |
| 廠商： | Motorola, Inc. |
| 英文描述： | ISDN S/T-Interface Transceiver |
| 中文描述： | 綜合業(yè)務數(shù)字網(wǎng)S / T的接口收發(fā)器 |
| 文件頁數(shù)： | 73/164頁 |
| 文件大?。?/td> | 1072K |
| 代理商： | MC145574 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁當前第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁
MC145574
8–5
MOTOROLA
INFO 1, INFO 3, or INFO X state. Alternatively, in the TE mode, this corresponds to a change in the
receiving INFO 0, INFO 2, INFO 4, or INFO X state. Thus, when a change occurs in one of these
states, the MC145574 internally sets this bit. An external interrupt will occur if “Enable IRQ3” (NR4(3))
is set. IRQ3 can be cleared by writing a 0 to NR3(3). This bit is reset by a software or a hardware
reset.
Note that the transmission states for the NT (INFO 0, INFO 2, and INFO 4) and for the TE (INFO 0,
INFO 1, and INFO 3) are as defined in Section 3. INFO X is defined as any transmission state other
than those states. An example of such a state would be when the MC145574 is programmed to transmit
a 96 kHz test tone (BR11(0) = 1). Note that NR3(3) is a read/write bit.
An INFO X state interrupt is generated only when receive INFO X state has persisted for > 8 ms.
This avoids spurious interrupts during transient INFO X changes seen during activation but allows
indication of prolonged INFO X conditions.
NR3(2) — Multiframe Reception IRQ2
This bit is for multiframe detection indication. Multiframing is initiated by the NT by setting BR7(5).
A multiframe is 20 basic frames or 5 ms in duration. If this interrupt is enabled by setting NR4(2) and
if multiframing is in progress, then an interrupt will be generated on multiframe boundaries; i.e., every
5 ms. Alternatively, an NT–configured MC145574 can be programmed to generate an interrupt only
in the event of a new Q channel nibble having been received. Similarly, a TE–configured MC145574
can be programmed to generate an interrupt only in the event of a new SC1 subchannel having been
received. Refer to Section 12 for a detailed description of these features.
A mutiframing interrupt is cleared by reading BR3. Reading BR3 will clear the interrupt in both the
NT and TE modes of operation, regardless of whether the MC145574 is configured to generate an
interrupt in the event of a new nibble or every multiframe. Note that NR3(2) is a read only bit.
NR3(1)
NT: IRQ6 FECV Detection
— The IRQ6 status bit is set when the NT has detected a far–end code
violation. See Section 15.6 for more details.
TE: D Channel Collision IRQ1
— NR3(1) is an interrupt bit used to indicate to external devices
that a collision has occurred on the D channel. A D channel collision is considered to have occurred
when the TE is transmitting on the D channel (both DREQUEST and DGRANT being high), and the
received E echo bit from the NT does not match the previously modulated D bit. The interrupt condition
is cleared by writing a 0 to NR3(1). This bit is maskable by means of NR4(1). Note that NR3(1) is
a read/write bit.
NR3(0) — NT: D Channel Collision IRQ7 NT Terminal Mode
TE: Not Applicable
NR3(0) is an interrupt bit used to indicate to external devices that a collision has occurred on the
D channel. A D channel collision is considered to have occurred when the NT is transmitting on the
IDL2 Tx D channel via the T_IN input pin (both DREQUEST and DGRANT being high), and the trans-
mitted E echo bit to the TE does not match the previously input T_IN bit. The interrupt condition is
cleared by writing a 0 to NR3(0). This bit is maskable by means of NR4(0). Note that NR3(0) is a
read/write bit.
This register is a read/write register and can be reset by application of either a hardware or software
reset. A per–bit description of nibble register 4 (NR4) follows.
b3
b2
b1
b0
NR4
Enable IRQ3
Enable IRQ2
NT: Enable IRQ6
TE: Enable IRQ1
NT: Enable IRQ7
TE: Not Applicable
rw
rw
rw
rw
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關PDF資料 |
PDF描述 |
|---|---|
| MC14559BDWR2 | Successive Approximation Registers |
| MC14559B | Successive Approximation Registers |
| MC14559BCP | Successive Approximation Registers |
| MC1455 | Timing Circuit |
| MC1455BD | Timing Circuit |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC145574AAC | 功能描述:IC TRANSCEIVER ISDN 32-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574AACR2 | 功能描述:IC TRANSCEIVER ISDN 32-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574ADW | 功能描述:IC TRANSCEIVER ISDN 28-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574ADWR2 | 功能描述:IC TRANSCEIVER ISDN 28-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574AEG | 制造商:Freescale Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。