- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382298 > MC145574 (Motorola, Inc.) ISDN S/T-Interface Transceiver PDF資料下載
參數(shù)資料
| 型號： | MC145574 |
| 廠商： | Motorola, Inc. |
| 英文描述： | ISDN S/T-Interface Transceiver |
| 中文描述： | 綜合業(yè)務數(shù)字網(wǎng)S / T的接口收發(fā)器 |
| 文件頁數(shù)： | 72/164頁 |
| 文件大?。?/td> | 1072K |
| 代理商： | MC145574 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁當前第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁
MC145574
8–4
MOTOROLA
transition (low–to–high) has been recognized by the activation/deactivation state machine of the trans-
ceiver. This action indicates that the requested action has been recognized. Note that NR2(3) is a
read/write bit.
NR2(2) — NT: Deactivate Request DR
TE: Not Applicable
When NR2(2) is set to 1, a deactivate request input is passed to the activation state machine within
the MC145574 S/T transceiver, as outlined in CCITT I.430, ETSI ETS 300012, and ANSI T1.605.
The deactivate request input is used to initiate deactivation of the transmission loop. Note that this
bit will be returned low by the MC145574 S/T transceiver after its active transition (low–to–high) has
been recognized by the activation/deactivation state machine of the transceiver. This action indicates
that the requested action has been recognized and deactivation is proceeding. Note that NR2(2) is
a read/write bit.
NR2(1) — Activation Timer Expired Input
NT: Timer #1
TE: Timer #3
When NR2(1) is set to 1, an activation timer expired input is passed to the activation state machine
of the MC145574 S/T transceiver. If the transceiver is configured as an NT, this bit corresponds to
the Timer #1 expire input. If the transceiver is configured as a TE, this bit corresponds to the Timer
#3 expire input. These timers correspond to the activation timers outlined in CCITT I.430, ETSI ETS
300012, and ANSI T1.605. The timer expire input informs the activation/deactivation state machine
that sufficient time has elapsed since the request to activate the loop and that attempts to do so should
be abandoned. This bit is normally set by the controlling device and is automatically cleared when
the MC145574 has deactivated the loop. This bit can be reset by hardware or a software reset. Note
that NR2(1) is a read/write bit.
NR2(0) — NT : NT Terminal Class
TE : Class
When the MC145574 is configured for TE mode, this bit sets the class for D channel operation. When
this bit is 0, the chip is set for class 1 operation. Alternatively, when this bit is 1, the chip is configured
for class 2 operation. Class 1 and class 2 operations are as per CCITT I.430, ETSI ETS 300012,
and ANSI T1.605 (i.e., class 1 is the higher class, used for signalling information, and class 2 is the
lower class). The class can also be chosen externally by means of the CLASS/ECHO_IN pin. In this
case, the class is chosen by the logical ‘OR’ of the external pin and NR2(0). NR2(0) can be reset
by a hardware or a software reset. Refer to Section 11 for a detailed description of the D channel.
Note that NR2(0) is a read/write bit.
In the NT Terminal mode, this bit sets the class for D channel operation idle in the TE mode.
This register is a read/write register and can be reset by application of either a hardware or software
reset. A per–bit description of nibble register 3 (NR3) follows.
b3
b2
b1
b0
NR3
Change in RX INFO
State IRQ3
Multiframe Reception
IRQ2
NT: IRQ6 FECV
Detection
TE: D Channel Collision
IRQ1
NT: IRQ7 NT Terminal
D Channel Collision
TE: Not Applicable
rw
rw
rw
rw
NR3(3) — Change in Rx INFO State IRQ3
The interrupt request condition IRQ3 is generated whenever a change occurs in the received informa-
tion state of the transceiver. In the NT mode, this corresponds to a change in the receiving INFO 0,
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關PDF資料 |
PDF描述 |
|---|---|
| MC14559BDWR2 | Successive Approximation Registers |
| MC14559B | Successive Approximation Registers |
| MC14559BCP | Successive Approximation Registers |
| MC1455 | Timing Circuit |
| MC1455BD | Timing Circuit |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC145574AAC | 功能描述:IC TRANSCEIVER ISDN 32-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574AACR2 | 功能描述:IC TRANSCEIVER ISDN 32-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574ADW | 功能描述:IC TRANSCEIVER ISDN 28-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574ADWR2 | 功能描述:IC TRANSCEIVER ISDN 28-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574AEG | 制造商:Freescale Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。