參數(shù)資料
型號(hào): MC145574
廠商: Motorola, Inc.
英文描述: ISDN S/T-Interface Transceiver
中文描述: 綜合業(yè)務(wù)數(shù)字網(wǎng)S / T的接口收發(fā)器
文件頁(yè)數(shù): 110/164頁(yè)
文件大?。?/td> 1072K
代理商: MC145574
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)當(dāng)前第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)
MC145574
13–4
MOTOROLA
In NT Terminal mode, another IDL2 channel data port is opened on the device. This port has four
pins associated with it. They are DREQUEST, DGRANT, CLASS, and T_IN.
This port has the capability of competing for access to the D channel with the TEs connected to the
passive bus. To do this, the DREQUEST, DGRANT, and CLASS functions normally associated with
the TE are enabled. This allows an external controlling device to request access to the D channel,
and if the D channel is idle, be given access. The NT device monitors the received S/T loop D bits
to determine whether the channel is busy or not (a TE device would monitor the E bits).
Once the controlling device has been given access to the D channel, the MC145574 indicates this
by setting DGRANT high and enabling the D slot on the T_IN pin.
The NT device ANDs the received D bits from the S/T loop with D channel data received from the
T_IN pin, and transmits this as the E bit on the S/T loop. The AND’d data is then passed to the Dout
for output.
DGRANT is high when the S/T is not activated.
Contention is monitored by comparing the transmitted E bit to the D channel data from the T_IN pin.
If they are not equal then contention from a device on the S/T loop is assumed, and the D channel
access halted. An interrupt IRQ7, NR3(0), is generated to indicate contention has occurred.
The T_IN pin also accepts data on the B1 and B2 slots. This data is AND’d with the received B1 and
B2 data from the S/T–interface and then output on the Dout pin. There is no provision on the device
to detect data collision on the B channels. (The B channels are enabled by default.)
The T_IN IDL2 port is synchronized to the normal IDL2 port by FSC, and the DCL clock is used to
sample the T_IN pin. NT Terminal mode operates in all the IDL2 modes, including TSA and dual frame
sync modes.
When the Dout pin is configured as an open drain output, a pullup resistor (between 1 k and 10 k)
is needed.
The T_IN port has the same format as the IDL2 or GCI that is being used.
Data can be input to the T_IN pin when the MC145574 is either activated or deactivated. NT Terminal
mode operates when the MC145574 is either activated or deactivated.
To select TE mode, Pin 4 (TE/NT) must be held high, or alternatively, by writing to the SCP control
bit OR8(4). This bit is internally OR’d with the TE/NT pin. In TE mode, the device operates in two
different configurations, these configurations being TE slave (TES) and TE master (TEM).
The selection of slave or master is accomplished via Pin 5. When held low, slave mode is selected;
and when held high, master mode is selected.
Each mode is discussed separately in the following sections; however, certain shared pins have differ-
ent functions in TES and TEM mode. (See Table 13–2.)
Table 13–2. Pin Operations for Master and Slave
Modes
Pin
TEM
TES
TQFP Pin 3
SOIC Pin 6
High–Z
TFSC/TCLK
TQFP Pin 5
SOIC Pin 8
DGRANT
High–Z
TQFP Pin 6
SOIC Pin 9
DREQUEST
Tie VSS
Tie VSS
TQFP Pin 7
SOIC Pin 10
CLASS
There is no fixed/adaptive timing selection to be made in TE mode. In TE mode, the MC145574 always
uses adaptive timing.
For More Information On This Product,
Go to: www.freescale.com
F
Freescale Semiconductor, Inc.
n
.
相關(guān)PDF資料
PDF描述
MC14559BDWR2 Successive Approximation Registers
MC14559B Successive Approximation Registers
MC14559BCP Successive Approximation Registers
MC1455 Timing Circuit
MC1455BD Timing Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC145574AAC 功能描述:IC TRANSCEIVER ISDN 32-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
MC145574AACR2 功能描述:IC TRANSCEIVER ISDN 32-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
MC145574ADW 功能描述:IC TRANSCEIVER ISDN 28-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
MC145574ADWR2 功能描述:IC TRANSCEIVER ISDN 28-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
MC145574AEG 制造商:Freescale Semiconductor 功能描述: