- 您現(xiàn)在的位置：買賣IC網 > PDF目錄382298 > MC145574 (Motorola, Inc.) ISDN S/T-Interface Transceiver PDF資料下載
參數(shù)資料
| 型號： | MC145574 |
| 廠商： | Motorola, Inc. |
| 英文描述： | ISDN S/T-Interface Transceiver |
| 中文描述： | 綜合業(yè)務數(shù)字網S / T的接口收發(fā)器 |
| 文件頁數(shù)： | 116/164頁 |
| 文件大小： | 1072K |
| 代理商： | MC145574 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁當前第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁
MC145574
15–2
MOTOROLA
latching the data to BR3(7:4). Similarly, data to be transmitted in the Q channel of the TE is internally
latched from BR2(7:4) during the 47th baud of the transmitted INFO 3 in the 20th frame of a multiframe.
At this time, the received SC1 through SC5 subchannel nibbles is also made available. A mutiframing
interrupt is cleared by reading BR3. Reading BR3 clears the interrupt in both the NT and TE modes
of operation, regardless of whether the MC145574 is configured to generate an interrupt in the event
of a new nibble or every multiframe. Note that NR3(2) is a read only bit.
!
!
IRQ3 is provided to indicate a change in the received INFO state of the transceiver. In the NT mode,
this corresponds to a change in the receiving INFO 0, INFO 1, INFO 3, or INFO X state. Alternatively,
in the TE mode this corresponds to a change in the receiving INFO 0, INFO 2, INFO 4, or INFO X
state. Thus, when a change occurs in one of these states, the MC145574 internally sets NR3(3) to
a 1. If the IRQ3 ENABLE is set to 1, an interrupt to an external device will be generated. IRQ3 can
be cleared by writing a 0 to NR3(3). This bit is reset by a software reset or a hardware reset. Note
that the transmission states for the NT (INFO 0, INFO 2, and INFO 4) and for the TE (INFO 0, INFO 1,
and INFO 3) are as defined in Section 3. INFO X is defined as any transmission state other than those
states. An example of such a state would be when the MC145574 is programmed to transmit a 96 kHz
test signal (BR11(0) = 1). The MC145574 comes out of reset in the receiving “INFO X” state. Hence,
IRQ3 will be generated when it recognizes either INFO 0, INFO 1, INFO 2, INFO 3, or INFO 4. Note
that NR3(3) is a read/write bit.
As soon as INFO 0, INFO LOW (1 or 2), or INFO HIGH (3 or 4) is detected, an interrupt is generated.
If the INFO X state persists for > 8 ms, then an INFO X interrupt is generated.
!
!
The interrupt request condition IRQ6 is generated when the NT has detected a far–end code violation
(FECV). An FECV occurs when a multiframe incoming to the NT from the TE(s) contains one or more
illegal S/T line code violations. This interrupt is used to indicate to an NT when to send an FECV
layer 1 maintenance message to the TEs as defined in ANSI T1.605. When IRQ6 occurs, the
MC145574 internally sets NR3(1) to a 1. If the IRQ6 ENABLE is set to 1, an interrupt to an external
device will be generated. The interrupt condition is cleared by writing a 0 to NR3(1).
Note that this bit is maskable by means of NR4(1). This interrupt is applicable in the NT mode of opera-
tion and only when multiframing has been enabled.
In GCI mode, a Monitor channel message is output by the MC145574 if an equivalent SCP interrupt
condition has occurred. This message must be enabled by writing to the NR4 register (via the Monitor
channel). The Monitor channel message that occurs in response to an interrupt condition contains
the content of NR3.
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關PDF資料 |
PDF描述 |
|---|---|
| MC14559BDWR2 | Successive Approximation Registers |
| MC14559B | Successive Approximation Registers |
| MC14559BCP | Successive Approximation Registers |
| MC1455 | Timing Circuit |
| MC1455BD | Timing Circuit |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC145574AAC | 功能描述:IC TRANSCEIVER ISDN 32-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574AACR2 | 功能描述:IC TRANSCEIVER ISDN 32-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574ADW | 功能描述:IC TRANSCEIVER ISDN 28-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574ADWR2 | 功能描述:IC TRANSCEIVER ISDN 28-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅動器，接收器，收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:16-SOIC 包裝:帶卷 (TR) |
| MC145574AEG | 制造商:Freescale Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。