![](http://datasheet.mmic.net.cn/370000/TMS320DM6437ZDU5_datasheet_16739651/TMS320DM6437ZDU5_98.png)
www.ti.com
P
3.6 Configurations After Reset
3.6.1
Switch Central Resource (SCR) Bus Priorities
TMS320DM6437
Digital Media Processor
SPRS345B–NOVEMBER 2006–REVISED MARCH 2007
The following sections provide details on configuring the device after reset.
Multiplexed pins are configured both at and after reset.
Section 3.5.1
,
Device and Peripheral
Configurations at Device Reset
, discusses multiplexed pin control at reset. For more details on multiplexed
pins control after reset, see
Section 3.7
, Multiplexed Pin Configurations
.
Prioritization within the Switched Central Resource (SCR) is programmable for each master. The register
bit fields and default priority levels for DM6437 bus masters are shown in
Table 3-13
,
DM6437 Default Bus
Master Priorities
. The priority levels should be tuned to obtain the best system performance for a particular
application. Lower values indicate higher priority. For most masters, their priority values are programmed
at the system level by configuring the MSTPRI0 and MSTPRI1 registers. Details on the MSTPRI0/1
registers are shown in
Figure 3-6
and
Figure 3-7
. The C64x+, VPSS, and EDMA masters contain registers
that control their own priority values.
Table 3-13. DM6437 Default Bus Master Priorities
Priority Bit Field
VPSSP
EDMATC0P
EDMATC1P
EDMATC2P
C64X+_DMAP
C64X+_CFGP
EMACP
VLYNQP
HPIP
PCIP
Bus Master
VPSS
EDMATC0
EDMATC1
EDMATC2
C64X+ (DMA)
C64X+ (CFG)
EMAC
VLYNQ
HPI
PCI
Default Priority Level
0 (VPSS PCR Register)
0 (EDMACC QUEPRI Register)
0 (EDMACC QUEPRI Register)
0 (EDMACC QUEPRI Register)
7 (C64x + MDMAARBE.PRI field)
1 (MSTPRI0 Register)
4 (MSTPRI1 Register)
4 (MSTPRI1 Register)
4 (MSTPRI1 Register)
4 (MSTPRI1 Register)
31
16
RESERVED
R-0000 0000 0000 0000
15
11
10
8
7
0
RESERVED
C64X+_CFGP
RESERVED
R-0000 0
R/W-001
R-0000 0000
LEGEND: R = Read; W = Write; -
n
= value after reset
Figure 3-6. MSTPRI0 Register
Table 3-14. MSTPRI0 Description
Bit
31:11
Field Name
RESERVED
Description
Reserved. Read-only, writes have no effect.
C64X+_CFG master port priority in System Infrastructure.
000 = Priority 0 (
Highest
)
001 = Priority 1
010 = Priority 2
011 = Priority 3
Reserved. Read-only, writes have no effect.
100 = Priority 4
101 = Priority 5
110 = Priority 6
111 = Priority 7 (
Lowest
)
10:8
C64X+_CFGP
7:0
RESERVED
Device Configurations
98
Submit Documentation Feedback