參數(shù)資料
型號(hào): T7256A
英文描述: Compliance with the New ETSI PSD Requirement
中文描述: 符合新的ETSI PSD的要求
文件頁(yè)數(shù): 80/116頁(yè)
文件大?。?/td> 1056K
代理商: T7256A
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)當(dāng)前第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
Data Sheet
January 1998
T7256 Single-Chip NT1 (SCNT1) Transceiver
76
Lucent Technologies Inc.
Timing Characteristics
T
A
= –40
°
C to +85
°
C, V
DD
= 5 V
±
5%, GND = 0 V, crystal frequency = 15.36 MHz.
For Figure 28, assume register TDR0 = F9, DFR1 = 1E, and DFR0 = F5.
Table 40. TDM Bus Timing
* When connecting the T7256 TDM bus to Lucent devices with a CHI (concentration highway interface), the CHI must be able to withstand
45 ns of bus contention. For this length of time, two devices may be driving the bus. After this time, the output current is less than 10% of the
output high and output low currents. The TDMD0 pin on the T7256 was designed to withstand 80 ns of bus contention.
5-4682(C).a
Figure 28. TDM Bus Timing
Ref
1
2
3
4
5
6
7
8
9
10
Parameter
Min
162
195
25
25
Typ
8
2.048
230
260
Max
15
15
293
326
45*
50
Unit
kHz
ns
ns
MHz
ns
ns
ns
ns
ns
ns
FS Pulse Frequency
TDMCLK to FS High
TDMCLK to FS Low
TDMCLK Frequency
TDMCLK Width High
TDMCLK Width Low
Receive (TDMDI) Setup Time
Receive (TDMDI) Hold Time
Transmit (TDMDO) Time to High Impedance
TDMCLK to Transmit (TDMDO) Valid
1
B11
B12
B13
B14
B15
B28
D1
D2
B11
B12
1
2
3
4
5
16
17
18
1
2
B11
B12
B13
B14
B15
B28
D1
D2
B11
B12
4
6
5
8
7
2
10
3
FS
TDMCLK
TDMDO
TDMDI
9
相關(guān)PDF資料
PDF描述
T7288 CEPT/E1 Line Interface(CEPT/E1 線接口)
T7290A DS1/T1/CEPT/E1 Line Interface(DS1/T1/CEPT/E1 線接口)
T7295-1 E3 Integrated Line Receiver(E3 集成線接收器)
T7295-6 DS3/SONET STS-1 Integrated Line Receiver(DS3/SONET STS-1 集成線接收器)
T7296 Integrated Line Transmitter(集成PCM線傳送器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T7257 制造商:TE Connectivity 功能描述:
T-726 制造商:RHOMBUS-IND 制造商全稱:Rhombus Industries Inc. 功能描述:ADSL Line Interface Transformers
T7263 制造商:TE Connectivity 功能描述:
T7263A 制造商:Toshiba America Electronic Components 功能描述:T7263A
T7264 制造商:TE Connectivity 功能描述: